US20230177986A1 - Display panel and display apparatus having the same - Google Patents
Display panel and display apparatus having the same Download PDFInfo
- Publication number
- US20230177986A1 US20230177986A1 US17/942,775 US202217942775A US2023177986A1 US 20230177986 A1 US20230177986 A1 US 20230177986A1 US 202217942775 A US202217942775 A US 202217942775A US 2023177986 A1 US2023177986 A1 US 2023177986A1
- Authority
- US
- United States
- Prior art keywords
- test line
- resistance
- vias
- substrate
- display panel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000012360 testing method Methods 0.000 claims abstract description 154
- 239000000758 substrate Substances 0.000 claims abstract description 46
- 230000003068 static effect Effects 0.000 claims abstract description 18
- 239000000463 material Substances 0.000 claims description 13
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 6
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 5
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 claims description 5
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 5
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 claims description 5
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims description 5
- 229920005591 polysilicon Polymers 0.000 claims description 5
- 229910052710 silicon Inorganic materials 0.000 claims description 5
- 239000010703 silicon Substances 0.000 claims description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 5
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 5
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 claims description 5
- 230000005611 electricity Effects 0.000 abstract description 14
- 239000010410 layer Substances 0.000 description 65
- 238000000034 method Methods 0.000 description 42
- 230000008569 process Effects 0.000 description 28
- 238000010586 diagram Methods 0.000 description 20
- 238000004519 manufacturing process Methods 0.000 description 16
- 239000011521 glass Substances 0.000 description 12
- 239000010409 thin film Substances 0.000 description 9
- 239000003990 capacitor Substances 0.000 description 5
- 230000015556 catabolic process Effects 0.000 description 5
- 230000014509 gene expression Effects 0.000 description 5
- 239000004973 liquid crystal related substance Substances 0.000 description 5
- 238000004891 communication Methods 0.000 description 4
- 230000007547 defect Effects 0.000 description 4
- 239000011810 insulating material Substances 0.000 description 4
- 230000008859 change Effects 0.000 description 3
- 238000005538 encapsulation Methods 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 239000003086 colorant Substances 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 239000003623 enhancer Substances 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- 229910001182 Mo alloy Inorganic materials 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 230000035515 penetration Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/006—Electronic inspection or testing of displays and display drivers, e.g. of LED or LCD displays
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
- G06F3/1423—Digital output to display device ; Cooperation and interconnection of the display device with other functional units controlling a plurality of local displays, e.g. CRT and flat panel display
- G06F3/1446—Digital output to display device ; Cooperation and interconnection of the display device with other functional units controlling a plurality of local displays, e.g. CRT and flat panel display display composed of modules, e.g. video walls
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/02—Composition of display devices
- G09G2300/026—Video wall, i.e. juxtaposition of a plurality of screens to create a display screen of bigger dimensions
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0421—Structural details of the set of electrodes
- G09G2300/0426—Layout of electrodes and connections
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/04—Display protection
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/12—Test circuits or failure detection circuits included in a display system, as permanent part thereof
Abstract
A display panel in which a resistance structure is provided on a test pattern to prevent a circuit of the display panel from being damaged by static electricity introduced into the test pattern, and a display apparatus having the same are provided. The display panel includes: a substrate; a plurality of pixel circuits provided on the substrate and configured to drive a plurality of inorganic light emitting devices; a test line provided on the substrate and extending from an edge of the substrate; an insulating layer provided on the test line; and a resistance structure provided on the test line, the resistance structure including: at least two vertical interconnect accesses (vias) passing through the insulating layer; and a resistance layer provided on the insulating layer and extending between the at least two vias, wherein the at least two vias connect the test line and the resistance layer to each other, and the test line is discontinuous at an area between the at least two vias, and wherein the resistance layer is configured to receive, through one of the at least two vias, a current applied to the test line.
Description
- This application is a by-pass continuation of International Application No. PCT/KR2022/013366, filed on Sep. 6, 2022, which is based on and claims priority to Korean Patent Application No. 10-2021-0175171, filed on Dec. 8, 2021, in the Korean Intellectual Property Office, the disclosure of which is incorporated by reference herein in its entirety.
- The disclosure relates to a display panel for implementing an image using an inorganic light emitting device and a display apparatus having the same.
- A display apparatus may be classified into a light-emissive display in which each pixel emits light by itself and a non-emissive display that requires a separate light source.
- A liquid crystal display (LCD) is a typical non-emissive display, and needs a backlight unit configured to supply light from the rear of a display panel, a liquid crystal layer configured to serve as a switch to transmit/block light, a color filter configured to change supplied light to a desired color, and the like. Thus, the LCD is complex in structure and has a limitation in realizing a small thickness.
- On the other hand, in the light emissive display in which each pixel emits light by itself by including a light-emitting device for each pixel, components such as a backlight unit and a liquid crystal layer are not required and a color filter can also be omitted. Thus, the light emissive light emissive display is structurally simple and can have a high degree of freedom in design. In addition, the light emissive display may realize not only a small thickness, but also an excellent contrast ratio, brightness, and viewing angle.
- Among light emissive displays, a micro-light-emitting diode (LED) display is composed of a plurality of LEDs having a size of micrometers. In comparison with the LCD that requires a backlight, the micro-LED display may provide better contrast, response time, and energy efficiency.
- Further, the micro-LED, which is an inorganic light-emitting device, has higher brightness, better light emission efficiency, and a longer lifespan in comparison with an organic light-emitting diode (OLED), which requires a separate encapsulation layer for protecting organic materials.
- Provided are a display panel in which a resistance structure is provided on a test pattern to prevent a circuit of the display panel from being damaged by static electricity introduced into the test pattern, and a display apparatus having the same.
- Further, provided are a display panel in which a separate resistance element is not used but a via is formed in a layer structure stacked on a test pattern to change a path through which a current flows, so that a circuit of the display panel is prevented from being damaged by static electricity introduced into the test pattern, and a display apparatus having the same.
- According to an aspect of the disclosure, a display panel includes: a substrate; a plurality of pixel circuits provided on the substrate and configured to drive a plurality of inorganic light emitting devices; a test line provided on the substrate and extending from an edge of the substrate; an insulating layer provided on the test line; and a resistance structure provided on the test line, the resistance structure including: at least two vertical interconnect accesses (vias) passing through the insulating layer; and a resistance layer provided on the insulating layer and extending between the at least two vias, wherein the at least two vias connect the test line and the resistance layer to each other, and the test line is discontinuous at an area between the at least two vias, and wherein the resistance layer is configured to receive, through one of the at least two vias, a current applied to the test line.
- The resistance layer may include a material having a resistance higher than a resistance of a material of the test line.
- The resistance layer may include a resistance section corresponding to an area at which the test line is discontinuation, and the at least two vias may be connected to opposite end portions of the resistance section.
- The resistance structure may be configured to open due to an electro static discharge (ESD) current applied to the test line and introduced from the test line into the resistance section through the one of the at least two vias.
- The resistance layer may include at least one of polysilicon, silicon oxide, silicon nitride, silicon oxynitride, aluminum oxide, aluminum nitride, titanium oxide, or titanium nitride.
- The display panel may further include a signal line connected to the plurality of pixel circuits, and the resistance structure may be provided between the edge of the substrate and a point at which the test line and the signal line cross each other.
- The test line may have a cut surface corresponding to the edge of the substrate.
- According to an aspect of disclosure, a display apparatus includes: a substrate; a plurality of inorganic light emitting devices provided on the substrate; a plurality of pixel circuits provided on the substrate and configured to drive the plurality of inorganic light emitting devices; a test line provided on the substrate and extending from an edge of the substrate; an insulating layer provided on the test line; and a resistance structure provided on the test line, the resistance structure including: at least two vertical interconnect accesses (vias) passing through the insulating layer; and a resistance layer provided on the insulating layer and extending between the at least two vias, wherein the at least two vias connect the test line and the resistance layer to each other, and the test line is discontinuous at an area between the at least two vias, and wherein the resistance layer is configured to receive, through one of the at least two vias, a current applied to the test line.
- The resistance layer may include a material having a resistance higher than a resistance of a material of the test line.
- The resistance layer may include a resistance section corresponding to an area at which the test line is discontinuation, and the at least two vias may be connected to opposite end portions of the resistance section.
- The resistance structure may be configured to open due to an electro static discharge (ESD) current applied to the test line and introduced from the test line into the resistance section through the one of the at least two vias.
- The resistance layer may include at least one of polysilicon, silicon oxide, silicon nitride, silicon oxynitride, aluminum oxide, aluminum nitride, titanium oxide, or titanium nitride.
- The display apparatus may further include a signal line connected to the plurality of pixel circuits, and the resistance structure may be provided between the edge of the substrate and a point at which the test line and the signal line cross each other.
- The test line may have a cut surface corresponding to the edge of the substrate.
- According to one aspect of the disclosure, a resistance structure is provided on a test pattern so that a circuit of the display panel can be prevented from being damaged by static electricity introduced into the test pattern.
- According to another aspect of the disclosure, a via is formed in a layer structure stacked on a test pattern rather than using a separate resistance element to change a path through which a current flows, so that a circuit of the display panel can be prevented from being damaged by static electricity introduced into the test pattern.
- The above and other aspects, features, and advantages of certain embodiments of the present disclosure will be more apparent from the following description taken in conjunction with the accompanying drawings, in which:
-
FIG. 1 is a perspective view illustrating an example of a display module and a display apparatus having the same according to an embodiment; -
FIG. 2 is a diagram illustrating an example of an arrangement of pixels constituting a unit module of a display apparatus according to an embodiment; -
FIG. 3 is a block diagram illustrating a display apparatus according to an embodiment; -
FIG. 4 is a detailed block diagram illustrating a configuration of a display module included in a display apparatus according to an embodiment; -
FIG. 5 is a diagram for conceptually describing a method in which each pixel is driven in a display module according to an embodiment; -
FIG. 6 is a circuit diagram schematically illustrating a pixel circuit for controlling a single subpixel in a display module according to an embodiment; -
FIG. 7 is a diagram illustrating a display panel in a mother glass state in a process of manufacturing a display panel according to an embodiment; -
FIG. 8 is a diagram illustrating a test line and a test pad connected to a display panel in a mother glass state; -
FIG. 9 is a diagram illustrating circuit damage due to static electricity flowing through a test line; -
FIG. 10 is a diagram schematically illustrating a structure for preventing damage due to static electricity applied to a test line, in a process of manufacturing a display module according to an embodiment; -
FIG. 11 is a plan view schematically illustrating an example of a resistance structure provided in a display panel according to an embodiment; -
FIG. 12 is a side cross-sectional view schematically illustrating an example of a resistance structure provided in a display panel according to an embodiment; -
FIGS. 13 and 14 are diagrams illustrating a process of forming a resistance structure provided in a display panel according to an embodiment; -
FIG. 15 is a plan view illustrating layers constituting an example of a resistance structure provided in a display panel according to an embodiment; -
FIG. 16 is a side cross-sectional view illustrating a display panel, which shows a display panel cut in a mother glass state according to an embodiment; and -
FIG. 17 is a plan view illustrating a display panel, which shows a display panel cut in a mother glass state according to an embodiment. - Embodiments are described in detail below with reference to the accompanying drawings. Like reference numerals denote like elements throughout the specification. In the specification, all elements of the embodiments are not described, and general contents in the art or repeated contents between the embodiments will not be described. Terms such as parts, modules, members, and blocks may be implemented using software or hardware, and a plurality of parts, modules, members, and blocks are implemented as a single element, or one part, module, member, or block may also include a plurality of elements.
- Throughout the specification, when a part is referred to as being “connected” to another part, it includes “directly connected” to another part and “indirectly connected” to another part, and the “indirectly connected” to another part includes “connected” to another part through a wireless communication network, or electrically connected to another part through wiring, soldering, or the like.
- In addition, when a part “includes” an element, another element may be further included, rather than excluding the existence of another element, unless otherwise described.
- Throughout the specification, when a member is referred to as being “on” another member, the member is in contact with another member or yet another member is interposed between the two members.
- Throughout the specification, when a member transmits or transfers a signal or data to another member, it does not preclude another member existing between the corresponding member and another member, and the signal or data is transmitted or transferred through another member unless otherwise described.
- Through the specification, the expression of an ordinal number such as “first” and “second” is used to distinguish a plurality of members, and the used ordinal number does not indicate an arrangement order, a manufacturing order, importance, and the like of the members.
- The singular expression includes a plural expression unless there are obvious exceptions in the context.
- In each operation, an identification symbol is used to refer to each operation, the identification symbol does not limit the order of each operation, and each operation may be performed in an order different from the described order unless the context clearly indicates a specific order.
- As used herein, expressions such as “at least one of,” when preceding a list of elements, modify the combination of the elements. For example, the expression, “at least one of a, b, and c,” should be understood as including only a, only b, only c, both a and b, both a and c, both b and c, or all of a, b, and c.
- Hereinafter, a display module and a display apparatus including the display module according to one aspect will be described with reference to the accompanying drawings.
-
FIG. 1 is a perspective view illustrating an example of a display module and a display apparatus having the same according to an embodiment, andFIG. 2 is a diagram illustrating an example of an arrangement of pixels constituting a unit module of a display apparatus according to an embodiment. - The display apparatus according to an embodiment is a self-emissive display apparatus in which a light emitting device is disposed in each of pixels so that the pixel may emit light by itself. Accordingly, unlike a liquid crystal display (LCD) apparatus, since the display apparatus according to an embodiment does not require components such as a backlight unit and a liquid crystal layer, a thin thickness may be implemented, a structure is simple, and thus a design may be variously changed.
- In addition, in the display apparatus according to an embodiment, an inorganic light emitting device, such as an inorganic light emitting diode, may be used as the light emitting device disposed in each of the pixels. A response time of the inorganic light emitting device is faster than that of an organic light emitting device such as an organic light emitting diode (OLED), and the inorganic light emitting device may provide high brightness with low power.
- In addition, unlike the organic light emitting device which requires an encapsulation process because it is vulnerable to exposure to moisture and oxygen and has low durability, the inorganic light emitting device does not require an encapsulation process and has high durability. Hereinafter, the inorganic light emitting device, which will be described in the following embodiment, denotes the inorganic light emitting diode.
- The inorganic light emitting device used in the display apparatus according to an embodiment may be a micro-LED having a size in which a length of a short side is about 100 µm, about several tens of µm, or several µm. As described above, when the LED having a size of a micro unit is used, a pixel size may be reduced and a high-resolution may be implemented in the same size screen.
- In addition, when an LED chip is manufactured in the size of a micro unit, a problem of being broken when bent due to properties of an inorganic material may be solved. That is, when the micro-LED chip is mounted onto a flexible substrate, the LED chip is not broken even when the substrate is bent, and thus a flexible display apparatus may also be implemented.
- The display apparatus, in which the micro-LED is used, may be applied to various fields by using a very small pixel size and a thin thickness. As an example, as illustrated in
FIG. 1 , a plurality ofdisplay modules 10 onto which a plurality of micro-LEDs are mounted may be tiled to be fixed to ahousing 20 so as to implement a large-area screen. A display apparatus having such a large-area screen may be used as a signage, an electronic board, and the like. - A three-dimensional coordinate system of XYZ-axes illustrated in
FIG. 1 is based on thedisplay apparatus 1, a plane on which a screen of thedisplay apparatus 1 is positioned is an XZ-plane, and a direction in which an image is output or a direction in which an inorganic light emitting device emits light is a +Y direction. Since the coordinate system is based on thedisplay apparatus 1, the same coordinate system may be applied to both of cases in which thedisplay apparatus 1 is lying flat and in which thedisplay apparatus 1 is in a standing state. - Generally, since the
display apparatus 1 is used in a standing state, and a user watches an image from the front of thedisplay apparatus 1, the +Y direction in which the image is output may be referred to as a forward direction, and the opposite direction may be referred to as a rearward direction. - In addition, the
display apparatus 1 is generally manufactured in a lying state. Accordingly, a -Y direction of thedisplay apparatus 1 may be referred to as a downward direction and the +Y direction may be referred to as an upward direction. That is, in an embodiment, which will be described below, the +Y direction may also be referred to as an upward direction or forward direction, and the -Y direction may also be referred to as a downward direction or rearward direction. - Except for an upper surface and a lower surface of the
display apparatus 1 or thedisplay module 10 having a flat plate shape, all of the remaining four surfaces may be referred to as side surfaces regardless of a posture of thedisplay apparatus 1 or thedisplay module 10. - In
FIG. 1 , a case in which thedisplay apparatus 1 includes a plurality of display modules to implement a large-area screen is illustrated, but embodiments of thedisplay apparatus 1 are not limited thereto. Thedisplay apparatus 1 may include asingle display module 10 and may be implemented as a television (TV), a wearable device, a portable device, a personal computer (PC) monitor, or the like. - Referring to
FIG. 2 , thedisplay module 10 may include pixels of an M × N (M and N are integers greater than or equal to two) array i.e., a plurality of pixels which are two-dimensionally arranged.FIG. 2 conceptually illustrates an arrangement of pixels, and it should be understood that pixels of thedisplay module 10 may be located not only an active area in which pixels are arranged but also a bezel area or wiring area on which an image is not displayed. - In the embodiment, a case in which some components are two-dimensionally arranged may include not only a case in which some components are arranged on the same plane but also a case in which some components are arranged on different planes parallel to each other. In addition, the case in which the corresponding components are arranged on the same plane does not denote that upper ends of the arranged components should be positioned on the same plane and may include a case in which the upper ends of the arranged components are positioned on different planes parallel to each other.
- A pixel P may be formed with at least three subpixels which output light having different colors. For example, a single pixel P may be formed with three subpixels SP (R), SP (G) and SP (B)) respectively corresponding to red R, green G, and blue B. In this case, a red subpixel SP (R) may output red light, a green subpixel SP (G) may output green light, and a blue subpixel SP (B) may output blue light.
- However, the pixel arrangement of
FIG. 2 is only an example to which thedisplay module 10 and thedisplay apparatus 1 according to an embodiment are applicable, and subpixels may also be arranged along a Z-axis direction, and may not be arranged in a line, and subpixels may be implemented to have sizes that are different from each other. The sizes or arrangement types of the subpixels are not limited as long as a single pixel includes a plurality of subpixels to implement various colors. - In addition, the pixel P does not necessarily include the red subpixel SP (R) which outputs the red light, the green subpixel SP (G) which outputs the green light, and the blue subpixel SP (B) which outputs the blue light. The pixel may also include a subpixel which outputs yellow light or white light. That is, a color or type of light output from each subpixel and the number of subpixels are not limited.
-
FIG. 3 is a block diagram illustrating a display apparatus according to an embodiment. - As illustrated in
FIG. 1 above, thedisplay apparatus 1 according to an embodiment may include a plurality ofdisplay modules 10 including a display module 10-1, a display module 10-2, ... and a display module 10-n (n is an integer greater than or equal to two), amain controller 300 and atiming controller 500 which control the plurality ofdisplay modules 10, acommunicator 430 which communicates with an external device, asource input interface 440 which receives a source image, aspeaker 410 which outputs a sound, and aninput device 420 which receives a command for controlling thedisplay apparatus 1 from a user. - The
input device 420 may also include a button or a touch pad provided in one area of thedisplay apparatus 1, and in a case in which thedisplay apparatus 1 is implemented using a touch screen, theinput device 420 may include the touch pad provided on a front surface of thedisplay apparatus 1. In addition, theinput device 420 may also include a remote controller. - The
input device 420 may receive various commands for controlling thedisplay apparatus 1 from a user to perform power on/off, volume adjustment, channel adjustment, screen adjustment, various setting changes, and the like of thedisplay apparatus 1. - The
speaker 410 may be provided in one area of thehousing 20 of thedisplay apparatus 1, and a speaker module physically separated from thehousing 20 may be additionally or alternatively provided. - The
communicator 430 may communicate with a relay server or other electronic devices to transmit and receive relevant data. Thecommunicator 430 may use at least one of various wireless communication methods such as 3rd Generation (3G), 4th Generation (4G), wireless local area net (LAN), Wi-Fi, Bluetooth, Zigbee, Wi-Fi Direct (WFD), ultra-wideband (UWB), Infrared Data Association (IrDA), Bluetooth Low Energy (BLE), near field communication (NFC), and Z-Wave. In addition, thecommunicator 430 may also use a wired communication method such as Peripheral Component Interconnect (PCI), PCI-express, or Universe Serial Bus (USB). - The
source input interface 440 may receive a source signal input from a set-top box, a USB, an antenna, or the like. Accordingly, thesource input interface 440 may include at least one selected from a source input interface group consisting of a High-Definition Multimedia Interface (HDMI) cable port, a USB port, an antenna port, and the like. - The source signal received by the
source input interface 440 may be processed by themain controller 300 and converted into the form capable of being output from the display panel 100 (seeFIG. 4 ) and thespeaker 410. - The
main controller 300 and thetiming controller 500 may include at least one memory which stores a program including instructions for performing an operation, which will be described below, and various data, and at least one processor configured to execute the stored program. - The
main controller 300 may process a source signal input through thesource input interface 440 to generate an image signal corresponding to the input source signal. - For example, the
main controller 300 may include a source decoder, a scaler, an image enhancer, and a graphic processor. The source decoder may decode a source signal compressed in a format such as Moving Picture Experts Group (MPEG) and the like, and the scaler may output image data of a desired resolution through resolution conversion. - The image enhancer may improve image quality of image data by applying various compensation techniques. The graphic processor may divide pixels of image data into red-green-blue (RGB) data to output together with a control signal, such as a syncing signal, for a display timing at the
display panel 100. That is, themain controller 300 may output image data and a control signal which corresponds to a source signal. - The above-described operation of the
main controller 300 is only an example applicable to thedisplay apparatus 1, other operations may be further performed, and some operations among the above-described operations may be omitted. - The image data and the control signal output from the
main controller 300 may be transmitted to thetiming controller 500. - The
timing controller 500 may generate various control signals such as a timing control signal for converting the image data transmitted from themain controller 300 to image data having the form that may be processed in a driver integrated circuit (IC) 200 (seeFIG. 4 ) and displaying the image data on thedisplay panel 100. - Although the
display apparatus 1 according to an embodiment does not necessarily include the plurality ofdisplay modules 10, in the embodiments which will be described below, operations of the components will be specifically described using an example in which thedisplay apparatus 1 includes the plurality ofdisplay modules 10 for description purposes. -
FIG. 4 is a detailed block diagram illustrating a configuration of a display module included in a display apparatus according to an embodiment, andFIG. 5 is a diagram for conceptually describing a method in which each pixel is driven in a display module according to an embodiment. - Referring to
FIG. 4 , each OF the plurality of display modules 10-1, 10-2... and 10-n may include thedisplay panel 100 displaying an image and thedriver IC 200 driving the display panel 100-1. - The
driver IC 200 may generate a driving signal for thedisplay panel 100 to display an image based on image data and a timing control signal transmitted from thetiming controller 500. - The driving signal generated by the
driver IC 200 may include a gate signal and a data signal, and the generated driving signal is input to thedisplay panel 100. - As described above, the
display apparatus 1 according to the embodiment is a self-emissive display apparatus. Accordingly, an inorganiclight emitting device 120 emitting red, green, or blue light may be disposed in each of the sub- pixels. - Although the inorganic
light emitting device 120 disposed in each subpixel may be driven in an active matrix (AM) or passive matrix (PM) manner, in the embodiment which will be described below, the case in which the inorganiclight emitting device 120 is driven in the AM manner will be described as an example for the sake of description. - Referring to
FIG. 5 , thedriver IC 200 may include ascan driver 210 and adata driver 220. Thescan driver 210 may output a gate signal for turning on/off the subpixel, and thedata driver 220 may output a data signal for implementing an image. - The
scan driver 210 may generate a gate signal based on a timing control signal transmitted from thetiming controller 500, and thedata driver 220 may generate a data signal based on image data transmitted from thetiming controller 500. - The
display module 10 may include apixel circuit 110 for individually controlling each inorganiclight emitting device 120, and the gate signal output from thescan driver 210 and the data signal output from thedata driver 220 may be input to thepixel circuit 110. - For example, when a gate voltage VGATE, a data voltage VDATA, and a power voltage VDD are input to the
pixel circuit 110, thepixel circuit 110 may generate a driving current CD for driving the inorganiclight emitting device 120. - The driving current CD output from the
pixel circuit 110 may be input to the inorganiclight emitting device 120, and the inorganiclight emitting device 120 may emit light by the input driving current CD to implement an image. -
FIG. 6 is a circuit diagram schematically illustrating a pixel circuit for controlling a single subpixel in a display module according to an embodiment. - Referring to the example of
FIG. 6 , thepixel circuit 110 may include thin film transistors TR1 and TR2 for switching or driving the inorganiclight emitting device 120 and a capacitor Cst. - For example, the thin film transistors TR1 and TR2 may include a switching transistor TR1 and a driving transistor TR2, and the switching transistor TR1 and the driving transistor TR2 may be implemented as P-channel metal-oxide-semiconductor (PMOS) transistors. However, embodiments of the
display module 10 and thedisplay apparatus1 1 are not limited thereto, and the switching transistor TR1 and the driving transistor TR2 may be implemented as N-channel metal-oxide-semiconductor (NMOS) transistors. - In addition, the thin film transistors TR1 and TR2 may be low temperature polycrystalline silicon (LTPS) thin film transistors or oxide thin film transistors. In addition, the thin film transistors TR1 and TR2 may be amorphous silicon (a-Si) thin film transistors or single crystal thin film transistors.
- For description purposes, a case in which the thin film transistors TR1 and TR2 are implemented as LTPS PMOS transistors will be described as an example in the embodiments to be described below.
- The switching transistor TR1 has a gate electrode connected to the
scan driver 210, a source electrode connected to thedata driver 220, and a drain electrode connected to one end of the capacitor CST and a gate electrode of the driving transistor TR2. The other end of the capacitor CST may be connected to afirst power source 610. - In addition, the driving transistor TR2 has a source electrode connected to the
first power source 610 for supplying a power voltage VDD and a drain electrode connected to an anode of the inorganic light-emittingdevice 120. - The inorganic light-emitting
device 120 has a cathode connected to asecond power source 620 for supplying a reference voltage Vss. The reference voltage Vss may be a voltage lower than the power voltage VDD, and a ground voltage or the like may be used as the reference voltage Vss to provide the ground. - The
pixel circuit 110 of the above-described structure may operate as described below. First, when the gate voltage VGATE is applied from thescan driver 210 to turn the switching transistor TR1 on, the data voltage VDATA applied from thedata driver 220 may be transmitted to one end of the capacitor CST and the gate electrode of the driving transistor TR2. - A voltage corresponding to a gate-source voltage of the driving transistor TR2 may be maintained for a predetermined time due to the capacitor CST. The driving transistor TR2 may apply a driving current CD corresponding to the gate-source voltage to the anode of the inorganic light-emitting
device 120, thereby causing the inorganic light-emittingdevice 120 to emit light. - However, the above-described structure of the
pixel circuit 110 is merely an example applicable to thedisplay module 10 according to one embodiment, and various circuit structures for switching and driving the plurality of inorganic light-emittingdevices 120 may be applied to thedisplay module 10 in addition to the above example. - Further, in this embodiment, a brightness control method of the inorganic light-emitting
device 120 is not limited. The brightness of the inorganic light-emittingdevice 120 may be controlled by one of various methods, such as a pulse amplitude modulation (PAM) method, a pulse width modulation (PWM) method, and a hybrid method combining the PAM method and the PWM method, and the structure of thepixel circuit 110 may also vary according to the brightness control method. -
FIG. 7 is a diagram illustrating a display panel in a mother glass state in a process of manufacturing a display panel according to an embodiment.FIG. 8 is a diagram illustrating a test line and a test pad connected to a display panel in a mother glass state. - Referring to
FIG. 7 , as a method of manufacturing thedisplay panel 100,pixel circuits 110 for driving a plurality of inorganiclight emitting devices 120 are formed on a large mother substrate S, and the mother substrate S is cut along a cutting line CL, to obtain a plurality ofdisplay panels 100. - The
display panel 100 obtained here may be adisplay panel 100 before the inorganiclight emitting device 120 is mounted. For example, the inorganiclight emitting device 120 may be mounted in a separate process of connecting eachdisplay panel 100 with thedriver IC 200 to manufacture thedisplay module 10. - That is, the process of manufacturing the
display module 10 may include a process of forming thepixel circuits 110 on the mother substrate S and cutting the mother substrate S along the cutting line CL to obtain thedisplay panel 100 and a process of mounting the inorganiclight emitting devices 120 on thedisplay panel 100 and connecting thedriver IC 200. - In addition, the process of manufacturing the
display apparatus 1 according to the embodiment may include the process of manufacturing thedisplay module 10 described above and a process of connecting thetiming controller 500, themain controller 300, the power board, and the like to thedisplay module 10. - Referring to
FIG. 8 , a test line TL and a test pad TP for checking a defect of thedisplay panel 100 may be provided on the mother substrate S. The test line TL may be connected to a signal line of thedisplay panel 100, and a current flowing through the signal line may be obtained from the test pad TP through the test line TL. The signal line may include a data line for supplying a data signal, a gate line for supplying a gate signal, a power line for supplying power, and the like. - In the process of manufacturing the
display panel 100, the inorganiclight emitting device 120 may be mounted on thedisplay panel 100 after a defect of thedisplay panel 100 is checked based on a test current obtained from the test pad TP. - For example, the capacitance of the
display panel 100 may be determined based on the test current obtained from the test pad TP. When the capacitance of thedisplay panel 100 before the mounting of the inorganiclight emitting device 120 exceeds a predetermined range, it may be determined that thedisplay panel 100 is defective. -
FIG. 9 is a diagram illustrating circuit damage due to static electricity flowing through a test line. - Referring to
FIG. 9 , when an electrostatic discharge (ESD) phenomenon occurs in a test pad TP′ or a test line TL′ in a manufacturing environment of a display module or display apparatus, elements of apixel circuit 110′ may be damaged. - The test line TL′ and the signal line SL′ may be formed on different layers, and an insulating layer may be formed between a layer in which the test line TL′ is formed and a layer in which the signal line SL′ is formed. Accordingly, even without a direct connection between the test line TL′ and the signal line SL at a point in which the test line TL′ and the signal line SL cross each other, when the voltage of the node is caused to rise above an dielectric breakdown voltage due to an ESD current flowing through the test line TL′, the ESD current may also be applied to the
pixel circuit 110′, thereby damaging the circuit elements. - In particular, a curve section of the test line TL shown in the lower part of
FIG. 9 is a section serving as a resistance, and when a high-speed ESD current enters the curve section, the voltage of the corresponding node momentarily rises, and the voltage rising above a dielectric breakdown voltage may cause dielectric breakdown in the periphery, so that circuit elements may be damaged. -
FIG. 10 is a diagram schematically illustrating a structure for preventing damage due to static electricity applied to a test line in a process of manufacturing a display module according to an embodiment. - In order to prevent the circuit from being damaged due to an ESD current flowing through the test line TL, a
resistance structure 130 as shown inFIG. 10 may be provided in thedisplay panel 100 according to an embodiment. - The
resistance structure 130 may be provided on the test line TL, and specifically, between a point at which the test line TL and the signal line SL connected to thepixel circuits 110 cross each other and an end of the test line TL. Here, the end of the test line TL is a point, adjacent to the edge of thesubstrate 101, to which static electricity is introduced, and in a mother glass state, refers to a point at which the test line TL and the test pad TP are connected to each other, and in a single display panel state, refers to a cut surface of the test line TL. - As a high-speed ESD current flowing from the end of the test line TL meets the
resistance structure 130, the voltage of the node is rapidly increased and dielectric breakdown occurs, thereby causing the corresponding section to be opened. - When such dielectric breakdown occurs at a point in which the test line and the signal line cross each other, an ESD current may flow into the signal line and circuit damage may occur. However, according to the embodiment, as shown in
FIG. 10 , theresistance structure 130 is provided ahead of the point in which the test line TL and the signal line SL cross each other, so that even when static electricity is introduced, the ESD current is prevented from being applied to thepixel circuit 110. -
FIG. 11 is a plan view schematically illustrating an example of a resistance structure provided in a display panel according to an embodiment,FIG. 12 is a side cross-sectional view schematically illustrating an example of a resistance structure provided in a display panel according to an embodiment,FIGS. 13 and 14 are diagrams illustrating a process of forming a resistance structure provided in a display panel according to an embodiment, andFIG. 15 is a plan view illustrating layers constituting an example of a resistance structure provided in a display panel according to an embodiment. - Referring to
FIG. 11 , a vertical interconnect access (via) 133 is formed on the test line TL to switch paths such that the ESD current flowing into the test line TL flows to a material having a different electrical conductivity, which may increase the characteristic impedance of the section. Here, the material constituting the path switched by the via 133 may have a relatively high resistance in comparison with metal material constituting the test line TL. Accordingly, the section to which the path is switched may be referred to as a resistance section. - Referring to
FIG. 12 together withFIG. 11 , the insulatinglayer 131 may be formed on a test line layer in which the test line TL is formed, and theresistance layer 132 may be formed on the insulatinglayer 131. - The test line TL in a region corresponding to the resistance section may be cut out, and the ESD current flowing through the test line TL may be introduced into the
resistance layer 132 through the via 133 in the resistance section. When a high-speed ESD current is introduced into theresistance layer 132, the corresponding section may be opened due to an abrupt voltage rise. - That is, since the section is opened ahead of the point at which the test line TL and the signal line SL cross each other, damage to the
pixel circuit 110 due to the ESD current may be prevented. - Referring to
FIG. 13 , in the process of manufacturing thedisplay panel 100, the test line TL may be formed on thesubstrate 101, and the insulatinglayer 131 may be formed on the test line TL. - For example, the test line TL may be formed by forming a metal material layer including at least one of copper, a copper alloy, aluminum, an aluminum alloy, molybdenum, or a molybdenum alloy on the
substrate 101, performing a photolithography process including a procedure of photosensitive material application, exposure, development, and the like, and then performing an etching process for selectively removing undesired parts. - The insulating
layer 131 may be formed of an organic insulating material or an inorganic insulating material, or may be formed by alternately using an organic insulating material and an inorganic insulating material. - The test line TL and the insulating
layer 131 in the region corresponding to the resistance section are cut out, and thevias 133 passing through the insulatinglayer 131 are formed at a position ahead of the cut portion and a position behind the cut portion. - In order to form the via 133, a via hole passing through the insulating
layer 131 may be formed, an inner wall of the formed via hole may be plated with a conductive material, such as copper, and then via filling may be performed by filling the via hole with a filling material. After thevias 133 are formed, theresistance layer 132 may be formed on the insulatinglayer 131. - The
resistance layer 132 may provide resistance to various circuits provided in thedisplay panel 100. In addition, theresistance layer 132 may provide a planarization surface and may block penetration of foreign substances or moisture. For example, theresistance layer 132 may be formed of a material, such as polysilicon, silicon oxide, silicon nitride, silicon oxynitride, aluminum oxide, aluminum nitride, titanium oxide, or titanium nitride. - The forming of the
via 133 is switch the path of the ESD current flowing through the test line TL to the resistance section. However, when a test is performed on thedisplay panel 100 in a mother glass state, the current flowing through the test line TL needs to reach the test pad TP according to the original purpose of the test line TL. - Accordingly, the
vias 133 may include an entry via for guiding a current from the test line TL to the resistance section and an exit via for guiding a current from the resistance section back to the test line TL. Accordingly, at least twovias 133 may be formed at the position ahead of or at one end of the resistance section and behind or at the other end of the resistance section, respectively. - The current flowing through the test line TL may flow into the resistance section through the entry via and return to the test line TL through the exit via. The positions of the entry via and the exit via may be switched according to the direction of the current flowing through the test line TL.
- As another example, referring to
FIG. 14 , the test line TL may be formed on thesubstrate 101, and before the insulatinglayer 131 is formed, the test line TL in a region corresponding to the resistance section may be cut out. Since the test line TL is cut out before the insulatinglayer 131 is formed, the region corresponding to the resistance section is also cut out during a process of etching the test line TL, the process efficiency is enhanced. When the forming and cutting of the test line TL are completed, the insulatinglayer 131 is formed on the test line TL, and thevias 133 passing through the insulatinglayer 131 are formed at the positions ahead of and behind the resistance section, respectively. - By forming the
resistance layer 132 on the insulatinglayer 131 in which thevias 133 are formed, the current flowing through the test line TL may be allowed to flow into theresistance layer 132 through thevias 133 in the resistance section. - In the side cross sectional views of
FIGS. 12, 13, and 14 , only the layers constituting theresistance structure 130 or related to theresistance structure 130 are illustrated for the sake of convenience of description. However, it should be understood that layers provided on thesubstrate 101 may further include active layers, gate electrodes, drain electrodes, source electrodes and interlayer insulating layers therebetween for implementing the transistors TR1 and TR2 included in thepixel circuit 110, buffer layers, signal line layers, and other various layers required to perform a function as a display panel, and such layers may be also provided between theresistance structure 130 and thesubstrate 101, or may be provided on theresistance structure 130. - After forming the
resistance layer 132 on the insulatinglayer 131, in order to form the resistance section in which a current flows between the twovias 133, a region of theresistance layer 132 between the twovias 133 may be trimmed to have a pattern corresponding to the test line TL, as shown inFIG. 15 . -
FIG. 16 is a side cross-sectional view illustrating a display panel cut in a mother glass state according to an embodiment, andFIG. 17 is a plan view illustrating a display panel cut in a mother glass state according to an embodiment. - As described above, a test for checking a defect in the
display panel 100 may be performed using the test line TL and the test pad TP in a mother glass state before the inorganiclight emitting device 120 is mounted, and when the test is completed, the mother substrate S may be cut along the cutting line CL to obtain a plurality of thedisplay panels 100. - The cutting line CL is formed between an area in which the test pad TP is provided and an area in which the
pixel circuits 110 are provided. That is, when the mother substrate S is cut along the cutting line CL after the test is completed, the test pad TP may be cut off and the cut surface of the test line TL may be exposed to the external environment as shown inFIGS. 16 and 17 , - The cut surface of the test line TL positioned at the edge of the
display panel 100 is prone to ESD. However, since thedisplay panel 100 according to the embodiment is provided with theresistance structure 130 at a position adjacent to the cut surface of the test line TL or a position between a point at which the test line TL and the signal line SL cross each other and the cut surface of the test line T1, even when static electricity is introduced through the cut surface of the test line TL, the ESD current is not applied to thepixel circuit 110. - Therefore, the circuits may be protected from ESD generated in the test line TL even in the subsequent processes, such as mounting the inorganic
light emitting device 120 on thecut display panel 100 after the mother glass state and connecting thedriver IC 200. - On the other hand, since the test line TL provided to check a defect of the
display panel 100 before the mounting of the inorganiclight emitting device 120 does not affect the process after the completion of the test or the operation of thedisplay panel 100, the test line TL may be allowed to be opened or destroyed after the test is completed. - Therefore, after the test using the test line TL is completed, a high-speed and high-voltage signal similar to the ESD waveform may be applied to the test pad TP to cause the test line TL to be opened, thereby preventing the
pixel circuit 110 from being damaged by ESD current flowing through the test line TL in the subsequent process. - As in the above-described embodiment, when the resistance section may be provided at the end of the test line, even an introduction of static electricity into the edge of the substrate in the process of manufacturing the display panel, the process of manufacturing the display module, or the process of manufacturing the display apparatus may cause the corresponding resistance section to be opened, so that the static electricity does not exert an influence on the pixel circuit or the like arranged behind the resistance section.
- In addition, without arranging a separate resistance device for providing a resistance section, ESD protection may be efficiently performed by forming a via in the basic structure of the display panel to switch the path of the current.
- The above-described detailed description describes example embodiments of the disclosure, and the disclosure may be used through various other combinations, modifications, and environments. That is, the disclosure may be changed or modified within a range of the concept of the disclosure, a range equivalent to the disclosed contents, and/or a range of a technology or knowledge of the art. The above-described embodiments describe examples to realize the technical spirit of the disclosure, and various modifications required in specific application fields and uses of the disclosure may also be implemented. Therefore, the above-described detailed description of the disclosure is not intended to limit the disclosure in the disclosed embodiments. In addition, it should be interpreted that the range of the appended claims also includes other embodiments.
Claims (14)
1. A display panel comprising:
a substrate;
a plurality of pixel circuits provided on the substrate and configured to drive a plurality of inorganic light emitting devices;
a test line provided on the substrate and extending from an edge of the substrate;
an insulating layer provided on the test line; and
a resistance structure provided on the test line, the resistance structure comprising:
at least two vertical interconnect accesses (vias) passing through the insulating layer; and
a resistance layer provided on the insulating layer and extending between the at least two vias,
wherein the at least two vias connect the test line and the resistance layer to each other, and the test line is discontinuous at an area between the at least two vias, and
wherein the resistance layer is configured to receive, through one of the at least two vias, a current applied to the test line.
2. The display panel of claim 1 , wherein the resistance layer comprises a material having a resistance higher than a resistance of a material of the test line.
3. The display panel of claim 2 , wherein the resistance layer comprises a resistance section corresponding to an area at which the test line is discontinuation, and
the at least two vias are connected to opposite end portions of the resistance section.
4. The display panel of claim 3 , wherein the resistance structure is configured to open due to an electro static discharge (ESD) current applied to the test line and introduced from the test line into the resistance section through the one of the at least two vias.
5. The display panel of claim 2 , wherein the resistance layer comprises at least one of polysilicon, silicon oxide, silicon nitride, silicon oxynitride, aluminum oxide, aluminum nitride, titanium oxide, or titanium nitride.
6. The display panel of claim 2 , further comprising a signal line connected to the plurality of pixel circuits,
wherein the resistance structure is provided between the edge of the substrate and a point at which the test line and the signal line cross each other.
7. The display panel of claim 6 , wherein the test line has a cut surface corresponding to the edge of the substrate.
8. A display apparatus comprising:
a substrate;
a plurality of inorganic light emitting devices provided on the substrate;
a plurality of pixel circuits provided on the substrate and configured to drive the plurality of inorganic light emitting devices;
a test line provided on the substrate and extending from an edge of the substrate;
an insulating layer provided on the test line; and
a resistance structure provided on the test line, the resistance structure comprising:
at least two vertical interconnect accesses (vias) passing through the insulating layer; and
a resistance layer provided on the insulating layer and extending between the at least two vias,
wherein the at least two vias connect the test line and the resistance layer to each other, and the test line is discontinuous at an area between the at least two vias, and
wherein the resistance layer is configured to receive, through one of the at least two vias, a current applied to the test line.
9. The display apparatus of claim 8 , wherein the resistance layer comprises a material having a resistance higher than a resistance of a material of the test line.
10. The display apparatus of claim 9 , wherein the resistance layer comprises a resistance section corresponding to an area at which the test line is discontinuation, and
the at least two vias are connected to opposite end portions of the resistance section.
11. The display apparatus of claim 10 , wherein the resistance structure is configured to open due to an electro static discharge (ESD) current applied to the test line and introduced from the test line into the resistance section through the one of the at least two vias.
12. The display apparatus of claim 9 , wherein the resistance layer comprises at least one of polysilicon, silicon oxide, silicon nitride, silicon oxynitride, aluminum oxide, aluminum nitride, titanium oxide, or titanium nitride.
13. The display apparatus of claim 9 , further comprising a signal line connected to the plurality of pixel circuits,
wherein the resistance structure is provided between the edge of the substrate and a point at which the test line and the signal line cross each other.
14. The display apparatus of claim 13 , wherein the test line has a cut surface corresponding to the edge of the substrate.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2021-0175171 | 2021-12-08 | ||
KR1020210175171A KR20230086496A (en) | 2021-12-08 | 2021-12-08 | Display panel and display apparatus having the same |
PCT/KR2022/013366 WO2023106568A1 (en) | 2021-12-08 | 2022-09-06 | Display panel and display apparatus comprising same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/KR2022/013366 Continuation WO2023106568A1 (en) | 2021-12-08 | 2022-09-06 | Display panel and display apparatus comprising same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20230177986A1 true US20230177986A1 (en) | 2023-06-08 |
Family
ID=86607927
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/942,775 Pending US20230177986A1 (en) | 2021-12-08 | 2022-09-12 | Display panel and display apparatus having the same |
Country Status (1)
Country | Link |
---|---|
US (1) | US20230177986A1 (en) |
-
2022
- 2022-09-12 US US17/942,775 patent/US20230177986A1/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11238818B2 (en) | Display module including electro-static discharge protection circuit | |
CN112750397B (en) | Display panel, driving method thereof and display device | |
CN111584587B (en) | Display panel, preparation method thereof and spliced screen | |
KR102180807B1 (en) | Display module | |
TWI424411B (en) | Electroluminescence device | |
JP2007052424A (en) | Driving film for organic luminescence display device, driving package, manufacturing method for the same and organic luminescence display device including the same | |
US11837157B2 (en) | Display module and display apparatus having the same | |
CN110136651B (en) | Array substrate, OLED display panel and display device | |
CN112669761B (en) | Display panel, preparation method thereof and display device | |
WO2024046040A1 (en) | Display panel and display apparatus | |
US11929012B2 (en) | Display module and display apparatus having the same | |
US11837151B2 (en) | Display module and display apparatus having the same | |
US20220223577A1 (en) | Display module, display apparatus, and method of manufacturing the same | |
US11605345B2 (en) | Display device | |
US11776465B2 (en) | Display module and display apparatus including the same | |
US20230005416A1 (en) | Display module and display apparatus having the same | |
US20230177986A1 (en) | Display panel and display apparatus having the same | |
KR20210131853A (en) | Display module | |
KR20230086496A (en) | Display panel and display apparatus having the same | |
US11688334B2 (en) | Display apparatus and control method thereof | |
US20230207764A1 (en) | Display device and method for manufacturing same | |
US20220223576A1 (en) | Display apparatus | |
US20220149112A1 (en) | Display module, display apparatus and method for manufacturing the same | |
US20230122312A1 (en) | Display apparatus and light-emitting diode module | |
US20230351946A1 (en) | Transparent display module and transparent display apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, CHANGJOON;SON, SEONGHO;LEE, JONGSUNG;AND OTHERS;SIGNING DATES FROM 20220905 TO 20220906;REEL/FRAME:061064/0325 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |