US20230127856A1 - Power converter circuit for a lighting device - Google Patents
Power converter circuit for a lighting device Download PDFInfo
- Publication number
- US20230127856A1 US20230127856A1 US18/089,405 US202218089405A US2023127856A1 US 20230127856 A1 US20230127856 A1 US 20230127856A1 US 202218089405 A US202218089405 A US 202218089405A US 2023127856 A1 US2023127856 A1 US 2023127856A1
- Authority
- US
- United States
- Prior art keywords
- operating period
- value
- converter circuit
- power converter
- output power
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 39
- 239000003990 capacitor Substances 0.000 claims abstract description 27
- 230000004044 response Effects 0.000 claims abstract description 18
- 238000009877 rendering Methods 0.000 claims abstract description 17
- 238000000034 method Methods 0.000 claims description 76
- 230000007423 decrease Effects 0.000 claims description 21
- 238000004804 winding Methods 0.000 claims description 15
- 230000003247 decreasing effect Effects 0.000 claims description 11
- 238000005286 illumination Methods 0.000 description 18
- 230000001276 controlling effect Effects 0.000 description 17
- 230000004907 flux Effects 0.000 description 11
- 238000004891 communication Methods 0.000 description 10
- 230000003287 optical effect Effects 0.000 description 8
- 230000006870 function Effects 0.000 description 6
- 239000000758 substrate Substances 0.000 description 6
- 230000033228 biological regulation Effects 0.000 description 5
- 230000001186 cumulative effect Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 5
- 239000000463 material Substances 0.000 description 5
- 230000007935 neutral effect Effects 0.000 description 5
- 230000008859 change Effects 0.000 description 4
- 238000005259 measurement Methods 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 239000003086 colorant Substances 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 238000012937 correction Methods 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 238000000149 argon plasma sintering Methods 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000009429 electrical wiring Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000000383 hazardous chemical Substances 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000002035 prolonged effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
- H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
- H05B45/30—Driver circuits
- H05B45/37—Converter circuits
- H05B45/3725—Switched mode power supply [SMPS]
- H05B45/385—Switched mode power supply [SMPS] using flyback topology
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
- H02M1/0025—Arrangements for modifying reference values, feedback values or error values in the control loop of a converter
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
- H02M1/0032—Control circuits allowing low power mode operation, e.g. in standby mode
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/42—Circuits or arrangements for compensating for or adjusting power factor in converters or inverters
- H02M1/4208—Arrangements for improving power factor of AC input
- H02M1/4258—Arrangements for improving power factor of AC input using a single converter stage both for correction of AC input power factor and generation of a regulated and galvanically isolated DC output voltage
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
- H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
- H05B45/30—Driver circuits
- H05B45/37—Converter circuits
- H05B45/3725—Switched mode power supply [SMPS]
- H05B45/375—Switched mode power supply [SMPS] using buck topology
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Definitions
- LED light sources provide a number of advantages over traditional light sources, such as incandescent and fluorescent lamps. For example, LED light sources may have a lower power consumption and a longer lifetime than traditional light sources. In addition, the LED light sources may have no hazardous materials, and may provide additional specific advantages for different applications. When used for general illumination, LED light sources provide the opportunity to adjust the color (e.g., from white, to blue, to green, etc.) or the color temperature (e.g., from warm white to cool white) of the light emitted from the LED light sources to produce different lighting effects.
- the color e.g., from white, to blue, to green, etc.
- the color temperature e.g., from warm white to cool white
- a multi-colored LED illumination device may have two or more different colors of LED emission devices (e.g., LED emitters) that are combined within the same package to produce light (e.g., white or near-white light).
- LED emission devices e.g., LED emitters
- white light LED light sources There are many different types of white light LED light sources on the market, some of which combine red, green, and blue (RGB) LED emitters; red, green, blue, and yellow (RGBY) LED emitters; phosphor-converted white and red (WR) LED emitters; red, green, blue, and white (RGBW) LED emitters, etc.
- these multi-colored LED illumination devices may generate white or near-white light within a wide gamut of color points or correlated color temperatures (CCTs) ranging from warm white (e.g., approximately 2600K-3700K), to neutral white (e.g., approximately 3700K-5000K) to cool white (e.g., approximately 5000K-8300K).
- CCTs correlated color temperatures
- Some multi-colored LED illumination devices also may enable the brightness (e.g., intensity or dimming level) and/or color of the illumination to be changed to a particular set point.
- These tunable illumination devices may all produce the same color and color rendering index (CRI) when set to a particular dimming level and chromaticity setting (e.g., color set point) on a standardized chromaticity diagram.
- a lighting device such as a light-emitting diode (LED) illumination device, may comprise a power converter circuit configured to receive an alternating-current (AC) line voltage and generate a bus voltage, and a load regulation circuit (e.g., an LED drive circuit) for controlling one or more light sources (e.g., LED light sources).
- the power converter circuit may comprise a bus capacitor configured to store the bus voltage, a semiconductor switch configured to be rendered conductive and non-conductive to charge the bus capacitor, and a control circuit configured to generate a drive signal for rendering the semiconductor switch conductive and non-conductive.
- the control circuit may be configured to limit an operating period of the drive signal to a minimum operating period.
- the power converter circuit may comprise a sense resistor coupled in series with the semiconductor switch and configured to generate a sense voltage having a magnitude that indicates a magnitude of current conducted through the semiconductor switch when the semiconductor switch is conductive.
- the control circuit may be configured to determine an output power of the power converter circuit (e.g., based on a current conducted by the LED light sources and a magnitude of the bus voltage).
- the control circuit may be further configured to adjust the minimum operating period to a first value when the output power is greater than a first threshold and to a second value when the output power is less than a second threshold.
- the control circuit may be configured to adjust the minimum operating period with respect to time in a range between a high value and a low value.
- the control circuit may also comprise a comparator configured to generate the drive signal.
- the comparator may receive the sense voltage at a negative input and a threshold voltage at a positive input.
- the comparator may render the semiconductor switch conductive when the magnitude of the sense voltage is less than the threshold voltage, and render the semiconductor switch non-conductive when the magnitude of the sense voltage exceeds the threshold voltage.
- the control circuit may operate the power converter circuit in a standby mode when the LED light sources are off. During the standby mode, the control circuit may enable and disable the operation of the power converter circuit to control the magnitude of the bus voltage between a maximum bus voltage threshold and a minimum bus voltage threshold.
- the control circuit may adjust the magnitude of the threshold voltage based on an instantaneous magnitude of the AC line voltage, such that an input current drawn by the power converter circuit is sinusoidal.
- FIG. 1 is a simplified perspective view of an example light source.
- FIG. 2 is an exploded view of another example light source.
- FIG. 3 is a top view of an example emitter module.
- FIG. 4 is a simplified block diagram of an example lighting device.
- FIG. 5 is simplified schematic diagram of a power converter circuit of a load control device.
- FIG. 6 A is an example plot of a minimum operating period of the power converter circuit of FIG. 5 with respect to time.
- FIG. 6 B is an example plot of a minimum operating period with respect to an output power of the power converter circuit of FIG. 5
- FIG. 6 C is an example plot of a maximum operating frequency with respect to an output power of the power converter circuit of FIG. 5 .
- FIGS. 7 , 8 , and 9 show example waveforms illustrating the operation of the power converter circuit of FIG. 5 in a standby mode.
- FIG. 9 shows example waveforms illustrating the operation of a power converter circuit in the standby mode during a single half-cycle of the AC line voltage when using a variable magnitude for the threshold voltage.
- FIG. 10 A is a flowchart of a procedure for setting a minimum operating period of a drive signal for controlling a semiconductor switch of a power converter circuit.
- FIG. 10 B is a flowchart of a procedure for adjusting, over time, a minimum operating period of a drive signal VDR for controlling a semiconductor switch of a power converter circuit.
- FIG. 11 is a flowchart of a procedure for generating a drive signal for controlling a semiconductor switch of a power converter circuit when operating in a standby mode.
- FIG. 1 is a simplified perspective view of an example illumination device, such as a lighting device 100 (e.g., an LED light source).
- the lighting device 100 may have a parabolic form factor and may be a parabolic aluminized reflector (PAR) lamp.
- the lighting device 100 may include a housing 110 and a lens 112 (e.g., an exit lens), through which light from an internal lighting load (not shown) may shine.
- the lighting device 100 may include a screw-in base 114 that may be configured to be screwed into a standard Edison socket for electrically coupling the lamp 100 to an alternating-current (AC) power source.
- AC alternating-current
- FIG. 2 is an exploded view of another example light sour lighting device 200 (e.g., a LED light source) having a parabolic form factor (e.g., which may have a similar assembly as the light source 100 shown in FIG. 1 ).
- the lighting device 200 may comprise an emitter housing 210 that includes a heat sink 212 and a reflector 214 (e.g., a parabolic reflector), and a lens 216 (e.g., an exit lens).
- the lighting device 200 may comprise a lighting load, such an emitter module 220 , that may include one or more emission light-emitting diodes (LEDs).
- the emitter module 220 may be enclosed by the emitter housing 210 and may be configured to shine light through the lens 216 .
- the lens 216 may be made of any suitable material, for example glass.
- the lens 216 may be transparent or translucent, and may be flat or domed, for example.
- the reflector 214 may shape the light produced by the emission LEDs within the emitter module 220 into an output beam.
- the reflector 216 may comprise planar facets 218 (e.g., lunes) that may provide some randomization of the reflections of the light rays emitted by the emitter module 220 prior to exiting light source 220 through the lens 216 .
- the lens 216 may comprises an array of lenslets (not shown) formed on both sides of the lens.
- An example of a light source having a lens with lenslets is described in greater detail in U.S. Pat. No. 9,736,895, issued Aug. 15, 2017, entitled COLOR MIXING OPTICS FOR LED ILLUMINATION DEVICE, the entire disclosure of which is hereby incorporated by reference.
- the lighting device 200 may comprise a driver housing 230 that may be configured to house a driver printed circuit board (PCB) 232 on which the electrical circuitry of the light source may be mounted.
- the lighting device 200 may include a screw-in base 234 that may be configured to be screwed into a standard Edison socket for electrically coupling the light source to an alternating-current (AC) power source.
- the screw-in base 234 may be attached to the driver housing 230 and may be electrically coupled to the electrical circuitry mounted to the driver PCB 232 .
- the driver PCB 232 may be electrically connected to the emitter module 220 , and may comprise one or more drive circuit and/or one or more control circuits for controlling the amount of power delivered to the emitter LEDs of the emitter module 220 .
- the driver PCB 232 and the emitter module 220 may be thermally connected to the heat sink 212 .
- FIG. 3 is a top view of an example emitter module 300 (e.g., the emitter module 220 of the light source 200 ).
- the emitter module 300 may comprise an array of emitters 310 (e.g., emission LEDs) and detectors 312 (e.g., detection LEDs) mounted on a substrate 314 and encapsulated by a primary optics structure, such as a dome 316 .
- the emitter module 300 may comprise an array of sixteen emitters 310 and four detectors 312 .
- the emitters 310 , the detectors 312 , the substrate 314 , and the dome 316 may form an optical system.
- the emitters 310 may be arranged in a square array as close as possible together in the center of the dome 316 , so as to approximate a centrally located point source.
- the emitter module 300 may include multiple “chains” of emitters 310 (e.g., series-coupled emitters).
- the emitters 310 of each chain may be coupled in series and may conduct the same drive current.
- Each chain may include emitters 310 that produce illumination at a different peak emission wavelength (e.g., emit light of the same color).
- the emitters 310 of different chains may emit light of different colors.
- the emitter module 300 may comprise four differently-colored chains of emitters 310 (e.g., red, green, blue, and white or yellow).
- the array of emitters 310 may include a chain of four red emitters, a chain of four green emitters, a chain of four blue emitters, and a chain of four white or yellow emitters.
- the individual emitters 310 in each chain may be scattered about the array, and arranged so that no color appears twice in any row, column, or diagonal, to improve color mixing within the emitter module 300 .
- the detectors 312 may be placed close to each edge of the array of emitters 310 and/or and in the middle of the array of emitters 310 and may be connected in parallel to a receiver of a lighting device in which the emitter module 300 is installed. Similar to the emitters 310 , the detectors 312 are LEDs that can be used to emit or receive optical or electrical signals. When the detectors 312 are coupled to receive optical signals and emit electrical signals, the detectors 312 may produce current indicative of incident light from, for example, an emitter, a plurality of emitters, or a chain of emitters. The detectors 312 may be any device that produces current indicative of incident light, such as a silicon photodiode or an LED.
- the detectors 312 may each be an LED having a peak emission wavelength in the range of approximately 550 nm to 700 nm, such that the detectors 312 may not produce photocurrent in response to infrared light (e.g., to reduce interference from ambient light).
- the substrate 314 of the emitter module 310 may be a ceramic substrate formed from an aluminum nitride or an aluminum oxide material or some other reflective material, and may function to improve output efficiency of the emitter module 300 by reflecting light out of the emitter module through the dome 316 .
- the dome 316 may comprise an optically transmissive material, such as silicon or the like, and may be formed through an over-molding process, for example.
- a surface of the dome 316 may be lightly textured to increase light scattering and promote color mixing, as well as to reflect a small amount of the emitted light back toward the detectors 312 mounted on the substrate 314 (e.g., about 5%).
- the size of the dome 316 (e.g., a diameter of the dome in a plane of the emitters 310 ) may be generally dependent on the size of the array of emitters 310 .
- the diameter of the dome may be substantially larger (e.g., about 1.5 to 4 times larger) than the diameter of the array of emitters 310 to prevent occurrences of total internal reflection.
- a linear light source may be a linear form factor.
- a linear light source may include a number of the emitter modules (e.g., such as the emitter module 220 , 300 ) spaced apart and arranged in a linear manner (e.g., in a line).
- Each emitter module in the linear light source may include a plurality of emitters and at least one dedicated detector, all of which may mounted onto a common substrate and encapsulated within a primary optics structure.
- the primary optics structure may be formed from a variety of different materials and may have substantially any shape and/or dimensions necessary to mix the light emitted by the emitters in any desirable manner.
- FIG. 4 is a simplified block diagram of an example electrical device, such as a lighting device 400 (e.g., the light source 100 shown in FIG. 1 and/or the light source 200 shown in FIG. 2 ).
- the lighting device 400 may comprise one or more emitter modules 410 (e.g., the emitter module 300 shown in FIG. 3 ).
- the lighting device 400 is a PAR lamp (e.g., as shown in FIGS. 1 and 2 )
- the lighting device comprise a single emitter module 410 .
- the emitter module 410 may comprise one or more emitters 411 , 412 , 413 , 414 . Each emitter 411 - 414 is shown in FIG.
- each emitter 411 - 414 may comprise one or more organic light-emitting diodes (OLEDs).
- OLEDs organic light-emitting diodes
- the first emitter 411 may represent a chain of red LEDs
- the second emitter 412 may represent a chain of blue LEDs
- the third emitter 413 may represent a chain of green LEDs
- the fourth emitter 414 may represent a chain of white or amber LEDs.
- the emitters 411 - 414 may be controlled to adjust a brightness (e.g., a luminous flux or an intensity) and/or a color (e.g., a color temperature) of a cumulative light output of the lighting device 400 .
- the emitter module 410 may also comprise one or more detectors 416 , 418 (e.g., photodiodes, such as a red LED and a green LED) that may produce respective photodiode currents I PD1 , I PD2 (e.g., detector signals) in response to incident light.
- the lighting device 400 may comprise a power converter circuit 420 , which may receive a source voltage, such as an AC mains line voltage V AC , via a hot connection H and a neutral connection N, and generate a DC bus voltage V BUS (e.g., approximately 15-20V) across a bus capacitor C BUS .
- the power converter circuit 420 may comprise, for example, a boost converter, a buck converter, a buck-boost converter, a flyback converter, a single-ended primary-inductance converter (SEPIC), a ⁇ uk converter, or any other suitable power converter circuit for generating an appropriate bus voltage.
- the power converter circuit 420 may provide electrical isolation between the AC power source and the emitters 411 - 414 , and may operate as a power factor correction (PFC) circuit to adjust the power factor of the lighting device 400 towards a power factor of one.
- PFC power factor correction
- the DC bus voltage V BUS is illustrated as being connected to just a single emitter module interface circuit 430 , in instances where the lighting device 400 includes more than one emitter module interface circuit 430 , the DC bus voltage V BUS may be provided to each emitter module interface circuit 430 .
- the lighting device 400 may comprise one or more emitter module interface circuits 430 (e.g., one emitter module interface circuit per emitter module 410 in the lighting device 400 ).
- the emitter module interface circuit 430 may comprise a load regulation circuit, such as an LED drive circuit 432 , for controlling (e.g., individually controlling) the power delivered to and the luminous flux of the light emitted of each of the emitters 411 - 414 of the respective emitter module 410 .
- the LED drive circuit 432 may receive the bus voltage V BUS and may adjust magnitudes of respective LED drive currents I LED1 , I LED2 , I LED3 , I LED4 conducted through the LED light sources 411 - 414 .
- the LED drive circuit 432 may comprise one or more regulation circuits (e.g., four regulation circuits), such as switching regulators (e.g., buck converters) for controlling the magnitudes of the respective LED drive currents I LED1 -I LED4 .
- switching regulators e.g., buck converters
- An example of the LED drive circuit 432 is described in greater detail in U.S. Pat. No. 9,485,813, issued Nov. 1, 2016, entitled ILLUMINATION DEVICE AND METHOD FOR AVOIDING AN OVER-POWER OR OVER-CURRENT CONDITION IN A POWER CONVERTER, the entire disclosure of which is hereby incorporated by reference.
- the emitter module interface circuit 430 may also comprise a receiver circuit 334 that may be electrically coupled to the detectors 416 , 418 of the emitter module 310 for generating respective optical feedback signals V FB1 , V FB2 in response to the photodiode currents I PD1 , I PD2 .
- the receiver circuit 434 may comprise one or more trans-impedance amplifiers (e.g., two trans-impedance amplifiers) for converting the respective photodiode currents I PD1 , I PD2 into the optical feedback signals V FB1 , V FB2 .
- the optical feedback signals V FB1 , V FB2 may have DC magnitudes that indicate the magnitudes of the respective photodiode currents I PD1 , I PD2 .
- the emitter module interface circuit 430 may also comprise an emitter module control circuit 436 for controlling the LED drive circuit 432 to control the intensities of the emitters 411 - 414 of the emitter module 410 .
- the emitter module control circuit 436 may comprise, for example, a microprocessor, a microcontroller, a programmable logic device (PLD), an application specific integrated circuit (ASIC), a field-programmable gate array (FPGA), or any other suitable processing device or controller.
- the emitter module control circuit 436 may generate one or more drive signals V DR1 , V DR2 , V DR3 , V DR4 for controlling the respective regulation circuits in the LED drive circuit 432 .
- the emitter module control circuit 436 may receive the optical feedback signals V FB1 , V FB2 from the receiver circuit 434 for determining the luminous flux LE of the light emitted by the emitters 411 - 414 .
- the emitter module control circuit 436 may also receive a plurality of emitter forward-voltage feedback signals V FE1 , V FE2 , V FE3 , V FE4 from the LED drive circuit 432 and a plurality of detector forward-voltage feedback signals V FD1 , V FD2 from the receiver circuit 434 .
- the emitter forward-voltage feedback signals V FE1 -V FE4 may be representative of the magnitudes of the forward voltages of the respective emitters 411 - 414 , which may indicate temperatures T E1 , T E2 , T E3 , T E4 of the respective emitters.
- the emitter forward-voltage feedback signals V FE1 -V FE4 may be representative of the magnitude of the forward voltage across a single one of the LEDs or the cumulative forward voltage developed across multiple LEDs in the chain (e.g., all of the series-coupled LEDs in the chain).
- the detector forward-voltage feedback signals V FD1 , V FD2 may be representative of the magnitudes of the forward voltages of the respective detectors 416 - 418 , which may indicate temperatures T D1 , T D2 of the respective detectors.
- the detector forward-voltage feedback signals V FD1 , V FD2 may be equal to the forward voltages V FD of the respective detectors 416 , 418 .
- the emitter module control circuit 436 may be configured to control the operation of the power converter circuit 420 .
- the emitter module control circuit 436 may be configured to generate a drive signal V DR for controlling the power converter circuit 420 in response to a zero cross detect signal V ZCD received form the power converter circuit 420 .
- the emitter module control circuit 436 may also receive an AC-magnitude signal V AC-MAG that indicates an instantaneous magnitude of the AC line voltage V AC and a bus voltage feedback signal V B-FB that indicates the present magnitude of the bus voltage V BUS .
- the power converter circuit 420 may be configured to operate in a standby mode.
- the emitter module control circuit 436 may be configured to enable and disable the operation of the power converter circuit 420 in response to the magnitude of the bus voltage V BUS to reduce the power consumption of the power converter circuit 420 in the standby mode.
- the emitter module control circuit 436 may be configured to control the power converter circuit 420 in response to the instantaneous magnitude of the AC line voltage V AC , such that the magnitude of an input current I IN of the power converter circuit 420 is sinusoidal, for example, when operating in normal mode (e.g., as will be described in greater detail below).
- the emitter module control circuit 436 of one of the emitter module interface circuits 430 may control the operation of the power converter circuit 420 , and/or all of the emitter module interface circuits 430 may share the same emitter module control circuit 436 , which may control the operation of the power converter circuit 420 .
- the lighting device 400 may comprise a lighting device control circuit 440 that may be electrically coupled to the emitter module control circuit 436 of each of the one or more emitter module interface circuits 430 via a communication bus 442 (e.g., an I 2 C communication bus).
- the lighting device control circuit 440 may be configured to control the emitter modules 430 to control the brightness (e.g., the luminous flux) and/or the color (e.g., the color temperature) of the cumulative light emitted by the lighting device 400 .
- the lighting device control circuit 440 may comprise, for example, a microprocessor, a microcontroller, a programmable logic device (PLD), an application specific integrated circuit (ASIC), a field-programmable gate array (FPGA), or any other suitable processing device or controller.
- PLD programmable logic device
- ASIC application specific integrated circuit
- FPGA field-programmable gate array
- the lighting device control circuit 440 may be configured to adjust (e.g., dim) a present intensity L PRES (e.g., a present brightness) of the cumulative light emitted by the lighting device 400 towards a target intensity L TRGT (e.g., a target brightness), which may range across a dimming range of the light source, e.g., between a low-end intensity L LE (e.g., a minimum intensity, such as approximately 0.1%-1.0%) and a high-end intensity L HE (e.g., a maximum intensity, such as approximately 100%).
- a present intensity L PRES e.g., a present brightness
- L TRGT e.g., a target brightness
- the lighting device control circuit 440 may be configured to adjust a present color temperature T PRES of the cumulative light emitted by the lighting device 400 towards a target color temperature T TRGT , which may range between a cool-white color temperature (e.g., approximately 3100-4500 K) and a warm-white color temperature (e.g., approximately 2000-3000 K).
- a cool-white color temperature e.g., approximately 3100-4500 K
- a warm-white color temperature e.g., approximately 2000-3000 K.
- the lighting device 400 may comprise a communication circuit 434 coupled to the lighting device control circuit 440 .
- the communication circuit 434 may comprise a wireless communication circuit, such as, for example, a radio-frequency (RF) transceiver coupled to an antenna for transmitting and/or receiving RF signals.
- the wireless communication circuit may be an RF transmitter for transmitting RF signals, an RF receiver for receiving RF signals, or an infrared (IR) transmitter and/or receiver for transmitting and/or receiving IR signals.
- the communication circuit 434 may be coupled to the hot connection H and the neutral connection N of the lighting device 400 for transmitting a control signal via the electrical wiring using, for example, a power-line carrier (PLC) communication technique.
- PLC power-line carrier
- the lighting device control circuit 440 may be configured to determine the target intensity L TRGT for the lighting device 400 in response to messages (e.g., digital messages) received via the communication circuit 434 .
- the lighting device 400 may comprise a memory 446 configured to store operational characteristics of the lighting device 400 (e.g., the target intensity L TRGT , the target color temperature T TRGT , the low-end intensity L LE , the high-end intensity L HE , etc.).
- the memory may be implemented as an external integrated circuit (IC) or as an internal circuit of the lighting device control circuit 440 .
- the lighting device 400 may comprise a power supply 448 that may receive the bus voltage V BUS and generate a supply voltage V CC for powering the lighting device control circuit 440 and other low-voltage circuitry of the lighting device, such as the lighting device control circuit 440 , the communication circuit 444 , and/or the memory 446 .
- the lighting device control circuit 440 may be configured to control the emitter modules 410 to emit light substantially all of the time.
- the lighting device control circuit 440 may be configured to control the emitter modules 410 to disrupt the normal emission of light to measure one or more operational characteristics of the emitter modules during periodic measurement intervals.
- the emitter module control circuit 436 may be configured to individually turn on each of the different-colored emitters 411 - 414 of the emitter modules 410 (e.g., while turning of the other emitters) and measure the luminous flux of the light emitted by that emitter using one of the two detectors 416 , 418 .
- the emitter module control circuit 436 may turn on the first emitter 411 of the emitter module 410 (e.g., at the same time as turning off the other emitters 412 - 414 ) and determine the luminous flux L E of the light emitted by the first emitter 411 in response to the first optical feedback signal V FB1 generated from the first detector 416 .
- the emitter module control circuit 436 may be configured to drive the emitters 411 - 414 and the detectors 416 , 418 to generate the emitter forward-voltage feedback signals V FE1 -V FE4 and the detector forward-voltage feedback signals V FD1 , V FD2 during the measurement intervals.
- Calibration values for the various operational characteristics of the lighting device 400 may be stored in the memory 446 as part of a calibration procedure performed during manufacturing of the lighting device 400 .
- Calibration values may be stored for each of the emitters 411 - 414 and/or the detectors 416 , 418 of each of the emitter modules 410 .
- calibration values may be stored for measured values of luminous flux (e.g., in lumens), x-chromaticity, y-chromaticity, emitter forward voltage, photodiode current, and detector forward voltage.
- the luminous flux, x-chromaticity, and y-chromaticity measurements may be obtained from the emitters 411 - 414 using an external calibration tool, such as a spectrophotometer.
- the values for the emitter forward voltages, photodiode currents, and detector forward voltages may be measured internally to the lighting device 400 .
- the calibration values for each of the emitters 411 - 414 and/or the detectors 416 , 418 may be measured at a plurality of different drive currents, e.g., at 100%, 30%, and 10% of a maximum drive current for each respective emitter.
- the calibration values for each of the emitters 411 - 414 and/or the detectors 416 , 418 may be measured at a plurality of different operating temperatures.
- the lighting device 400 may be operated in an environment that is controlled to multiple calibration temperatures and values of the operational characteristics may be measured and stored.
- the lighting device 400 may be operated at a cold calibration temperature, such as room temperature (e.g., approximately 25° C.), and a hot calibration temperature (e.g., approximately 85° C.).
- the calibration values for each of the emitters 411 - 414 and/or the detectors 416 , 418 may be measured at each of the plurality of drive currents and stored in the memory 446 .
- the lighting device control circuit 440 of the lighting device 400 may use the calibration values stored in the memory 446 to maintain a constant light output from the emitter modules 410 .
- the lighting device control circuit 440 may determine target values for the luminous flux to be emitted from the emitters 411 - 414 to achieve the target intensity L TRGT and/or the target color temperature T TRGT for the lighting device 400 .
- the lighting device control circuit 440 may determine the magnitudes for the respective drive currents I LED1 -I LED4 for the emitters 411 - 414 based on the determined target values for the luminous flux to be emitted from the emitters 411 - 414 . When the age of the lighting device 400 is zero, the magnitudes of the respective drive currents I LED1 -I LED4 for the emitters 411 - 414 may be controlled to initial magnitudes I LED-INITIAL .
- the light output of the emitter modules 410 may decrease as the emitters 411 - 414 age.
- the light source control circuit 340 may be configured to increase the magnitudes of the drive current IDR for the emitters 411 - 414 to adjusted magnitudes LED-ADJUSTED to achieve the determined target values for the luminous flux of the target intensity L TRGT and/or the target color temperature T TRGT .
- Methods of adjusting the drive currents of emitters to achieve a constant light output as the emitters age are described in greater detail in U.S. Patent Application Publication No. 2015/0382422, published Dec. 31, 2015, entitled ILLUMINATION DEVICE AND AGE COMPENSATION METHOD, the entire disclosure of which is hereby incorporated by reference.
- FIG. 5 is simplified schematic diagram of a power converter circuit 500 of a load control device (e.g., the power converter circuit 420 of the lighting device 400 shown in FIG. 4 ).
- the power converter circuit 500 may be configured to receive an alternating-current (AC) line voltage V AC from an AC power source (not shown) via a hot terminal H and a neutral terminal N.
- the power converter circuit 500 may comprise an electromagnetic interference (EMI) filter circuit 510 that may comprise one or more inductors and capacitors configured to minimize the noise provided back to the AC power source from the power converter circuit 500 and/or the load control device.
- the EMI filter circuit 510 may conduct an input current I IN from the AC power source (e.g., through one or more of the inductors of the EMI filter circuit).
- the power converter circuit 500 may also comprise a rectifier circuit 520 (e.g., a half-wave rectifier circuit or a full-wave rectifier circuit, such as a diode bridge) for generating a rectified voltage V RECT from the AC line voltage V AC .
- the power converter circuit 500 may also comprise a resistive divider circuit having resistors R 522 , R 524 .
- the resistive divider circuit may be coupled across the output (e.g., DC terminals) of the rectifier circuit 520 and may be configured to generate an AC-magnitude signal V AC-MAG , which may be a scaled version of the rectified voltage V RECT and may indicate the instantaneous magnitude of the AC line voltage V AC .
- the resistive divider circuit may be coupled across the input of the EMI filter circuit 510 (e.g., between the hot terminal H and the neutral terminal N).
- the power converter circuit 500 may also comprise a flyback converter circuit 530 configured to generate a bus voltage V BUS across a bus capacitor C BUS .
- the flyback converter circuit 530 may comprise a flyback transformer 532 that has a primary winding 532 a and a secondary winding 532 b .
- the flyback converter circuit 530 may also comprise a semiconductor switch, such as a field-effect transistor (FET) Q 534 , coupled in series with the primary winding 532 a of the flyback transformer 532 and a sense resistor R 535 .
- FET field-effect transistor
- the primary winding 532 a of the flyback transformer 532 may conduct a primary current I PRI through the sense resistor R 535 to generate a sense voltage V SNS across the sense resistor R 535 .
- the magnitude of the sense voltage V SNS may indicate the magnitude of the primary current I PRI .
- the secondary winding 532 b of the flyback transformer 532 may be coupled in series with a diode D 536 and the bus capacitor C BUS .
- the flyback converter circuit 530 may also comprise a resistive divider circuit having resistors R 538 , R 539 .
- the resistive divider circuit may be coupled across the bus capacitor C BUS and maybe configured to generate a bus voltage feedback signal V B-FB that may indicate the magnitude of the bus voltage V BUS .
- the power converter circuit 500 may comprise a flyback control circuit 540 configured to generate a drive signal V DR for rendering the FET Q 534 of the flyback converter circuit 530 conductive and non-conductive.
- an emitter module interface circuit e.g., the emitter module interface circuit 430
- the flyback control circuit 540 may act as an emitter module control circuit (e.g., the emitter module control circuit 436 ).
- the flyback control circuit 540 may act as a control circuit for any combination of components of the lighting device (e.g., the flyback control circuit 540 may perform one or more functions performed by the lighting device control circuit 440 ).
- a processor 541 of the flyback control circuit 540 may generate a normal-mode drive signal V DR-NORM that may be coupled to the gate of the FET Q 534 via a gate drive circuit 542 .
- the processor 541 may be configured to control the normal-mode drive signal V DR-NORM to generate the drive signal V DR for rendering the FET Q 534 conductive and non-conductive.
- the drive signal V DR may be characterized by an operating period T OP and an operating frequency f OP .
- the operating period T OP may be limited to a minimum operating period T MIN (e.g., may not be controlled to be smaller than the minimum operating period T MIN by the processor 541 ) thus setting a maximum operating frequency f MAX for the flyback converter circuit 530 .
- the minimum operating period T MIN may be based on the technical specifications of the hardware components of the flyback converter circuit 530 .
- the processor 541 may control the normal-mode drive signal V DR-NORM to operate the flyback converter circuit 530 using a power factor correction (PFC) technique in order to adjust the power factor of the power converter circuit 500 and/or the load control device towards a power factor of one.
- the processor 541 may control the flyback converter circuit 530 to optimize the efficiency of the power converter circuit 500 , the total harmonic distortion (THD) of the input current I IN , and/or the electromagnetic interference (EMI) provided to the AC power source. For example, when operating at a steady state condition, the processor 541 may render the FET Q 534 conductive using a constant on time (e.g., the same from one cycle of the flyback converter circuit 530 to the next).
- the processor 541 may be configured to determine the magnitude of the output current I OUT based on the present magnitudes of the drive currents (e.g., the magnitudes of LED drive currents I LED1 , I LED2 , I LED3 , I LED4 ).
- the flyback converter circuit 530 may operate in a critical conduction mode.
- the flyback converter circuit 520 may operate in the critical conduction mode when the operating period T OP of the drive cycle remains above the minimum operating period T MIN for the entirety of each half-cycle of the AC line voltage V AC .
- the flyback control circuit 540 may comprise a zero cross detect circuit 543 , that may generate a zero cross detect signal V ZCD in response to a voltage developed across the diode D 536 .
- the zero cross detect signal V ZCD may indicate when the magnitude of the secondary current I SEC drops to approximately zero amps.
- the diode D 536 may stop conducting, and the voltage developed from the cathode to the anode of the diode D 536 may increase causing the zero-cross detect circuit 543 to indicate that the magnitude of the secondary current I SEC has dropped to zero amps.
- the processor 541 may render the FET 534 conductive when the magnitude of the secondary current I SEC drops to zero amps (e.g., in response to the zero cross detect signal V ZCD ).
- the operating frequency f OP of the flyback converter circuit 530 may vary through a half-cycle of the AC line voltage V AC in order to make the power converter circuit 500 look resistive to the AC power source to improve the power factor of the power converter circuit 500 and/or the load control device.
- the operating frequency f OP of the flyback converter circuit 530 may decrease as the instantaneous magnitude of the AC line voltage V AC increases during a first half of the half-cycle towards a peak magnitude and then increase during a second half of the half-cycle.
- the operating frequency f OP of the flyback converter circuit 530 may resemble an inverted bell curve for each half-cycle of the AC line voltage V AC .
- the operating period T OP of the flyback converter circuit 530 may decrease.
- the flyback converter circuit 530 may begin operating in discontinuous conduction mode.
- the output power Pour may decrease to a point where the operating period T OP may be held constant at the minimum operating period T MIN , and in turn, the operating frequency f OP may be held constant at the maximum operating frequency f MAX (e.g., for at least a portion of each half-cycle of the AC line voltage V AC ).
- Operation at a constant frequency may increase the electromagnetic interference (EMI) generated by the power converter circuit 500 .
- EMI electromagnetic interference
- the operating frequency f OP is spread out when the output power P OUT is high (e.g., and when operating in the critical conduction mode)
- eventually the output power P OUT may decrease to a point where the operating frequency f OP is limited by a maximum operating frequency f MAX for extended portions of each half-cycle of the AC line voltage V AC , and this concentrated operation at the maximum operating frequency f MAX may increase electromagnetic interference generated by the power converter circuit 500 at the maximum operating frequency f MAX , which is undesirable.
- the processor 541 may be configured to adjust (e.g., dither) a value of the minimum operating period T MIN over a range of values with respect to time, such that the flyback converter circuit 530 does not operate at a constant operating frequency f OP even when the operating period T OP is being limited to the minimum operating period T MIN .
- FIG. 6 A is an example plot of a value of the minimum operating period T MIN of the flyback converter circuit 530 with respect to time.
- the processor 541 may determine to adjust (e.g., dither) the value of the minimum operating period T MIN with respect to time when, for example, the processor 541 detects that the output power Pour has decreased to the point where the operating period T OP would otherwise be held constant at the minimum operating period T MIN for at least a portion of each-half cycle of the AC line voltage V AC .
- the processor 541 may adjust the value of the minimum operating period T MIN in a range around a nominal minimum operating period T MIN-NOM , e.g., between a high value T MIN-HI and a low value T MIN-LO .
- the processor 541 may increase the value of the minimum operating period T MIN by a step value T STEP (e.g., approximately 0.05-0.10 microseconds) when adjusting from the low value T MIN-LO to the high value T MIN-HI , and decrease the value of the minimum operating period T MIN by the step value T STEP when adjusting from the high value T MIN-HI and the low value T MIN-LO .
- the processor 541 may adjust the value of the minimum operating period T MIN by the step value T STEP every 20 microseconds.
- the processor 541 may spread the electromagnetic interference generated by the power converter circuit 500 over various frequencies and eliminate a concentration of electromagnetic interference at the maximum operating frequency f MAX .
- the processor 541 may also be configured to adjust the value of the minimum operating period T MIN (e.g., the nominal minimum operating period T MIN-NOM ) in dependence upon the present output power P OUT of the power converter circuit 500 .
- the processor 541 may be configured to decrease the value of the minimum operating period T MIN as the output power Pour decreases and vice versa.
- FIG. 6 B is an example plot of a value of the minimum operating period T MIN (e.g., the nominal minimum operating period T MIN-NOM ) with respect to the output power P OUT of the power converter circuit 500 .
- FIG. 6 C is an example plot of a value of the maximum operating frequency f MAX with respect to the output power P OUT of the power converter circuit 500 .
- the processor 541 may set the value of the minimum operating period T MIN (e.g., the nominal minimum operating period T MIN-NOM ) to a first value T MIN1 (e.g., approximately 5 microseconds) to set the value of the maximum operating frequency f MAX to a first value f MAX1 (e.g., approximately 200 kHz).
- the processor 541 may adjust the minimum operating period T MIN using hysteresis.
- the processor 541 may increase the value of the minimum operating period T MIN to a second value T MIN2 (e.g., approximately 10 microseconds) to set the value of the maximum operating frequency f MAX to a second value f MAX2 (e.g., approximately 100 kHz).
- a second power threshold P TH2 e.g., approximately 8 W
- the processor 541 may decrease the value of the minimum operating period T MIN back to the first value T MIN1 .
- the processor 541 may set the value of the minimum operating period T MIN to the first value T MIN1 when the output power P OUT is greater than a power threshold (e.g., approximately 7.5 W), and to the second value T MIN2 when the output power Pour is less than or equal to that power threshold.
- a power threshold e.g., approximately 7.5 W
- the processor 541 may be configured to adjust (e.g., dither) the value of the minimum operating period T MIN around the first value T MIN1 or the second value T MIN2 (e.g., as described above with reference to FIG. 6 A ). For example, when the output power Pour of the power converter circuit 530 is high, the nominal minimum operating period T MIN-NOM may be set to the first value T MIN1 and the maximum operating frequency f MAX may equal to the first value f MAX1 .
- the processor 541 may adjust (e.g., dither) the value of the minimum operating period T MIN in a range around the nominal minimum operating period T MIN-NOM , which is set to the first value T MIN1 , between a high value T MIN-HI and a low value T MIN-LO . Then, when the output power Pour of the power converter circuit 530 falls below the first power threshold P TH1 , the processor 541 may increase the nominal minimum operating period T MIN -NOM to the second value T MIN2 to set the maximum operating frequency f MAX to the second value f MAX2 .
- the processor 541 may then adjust the value of the minimum operating period T MIN in a range around the nominal minimum operating period T MIN-NOM , which is set to the second value T MIN2 , between a high value T MIN-HI and a low value T MIN-LO (e.g., which is different from the high value T MIN-HI and the low value T MIN-LO used when the minimum operating period T MIN was set to the first value T MIN1 ).
- the processor 541 may adjust the value of the minimum operating period T MIN (e.g., the nominal minimum operating period T MIN-NOM ) in response to the output power P OUT using hysteresis and adjust (e.g., dither) the value of the minimum operating period T MIN over a range of values with respect to time, which for example, may further spread out the maximum operating frequency f MAX of the power converter circuit 500 and eliminate a concentration of electromagnetic interference at one particular frequency.
- T MIN e.g., the nominal minimum operating period T MIN-NOM
- the power converter circuit 500 may be configured to operate in a standby mode when the electrical load being controlled by the load control device is turned off.
- the processor 541 may be configured to disable some portions of the flyback converter circuit 530 and/or the flyback control circuit 540 , such that the power converter circuit 500 draws less power from AC power source when in the standby mode.
- the flyback control circuit 540 may comprise a comparator 544 for generating the drive signal V DR during the standby mode.
- the comparator 542 may receive the sense voltage V SNS from the flyback converter circuit 530 at a negative input and a threshold voltage V TH (e.g., DC voltage) at a positive input.
- An output of the comparator 542 may be coupled to the gate of the FET Q 534 via the gate drive circuit 542 .
- the comparator 544 may drive the output high to cause the gate drive circuit 542 to render the FET Q 534 conductive.
- the comparator 544 may drive the output low to cause the gate drive circuit 542 to render the FET Q 524 non-conductive.
- the processor 541 may use a digital-to-analog converter (DAC) 545 to generate the threshold voltage V TH .
- DAC digital-to-analog converter
- the processor 541 may receive the AC-magnitude signal V AC-MAG via a first analog-to-digital converter (ADC) 546 and the bus voltage feedback signal V B-FB from the flyback converter circuit 530 via a second analog-to-digital converter (ADC) 547 .
- ADC analog-to-digital converter
- FIG. 7 shows example waveforms illustrating the operation of the power converter circuit 500 in the standby mode.
- the processor 541 is configured to periodically enable and disable the operation of the flyback converter circuit 530 .
- the processor 541 may generate an enable control signal (e.g., a digital signal) for controlling when the flyback converter circuit 530 is enabled (e.g., actively turning the FET Q 534 on and off to generate increase the magnitude of the bus voltage V BUS ) and disabled (e.g., rendering the FET Q 534 non-conductive and allowing the magnitude of the bus voltage V BUS to decrease).
- an enable control signal e.g., a digital signal
- the processor 541 may enable the flyback converter circuit 530 by generating the drive signal V DR via the comparator 544 .
- the processor 541 may enable the flyback converter circuit 530 by actively turning the FET Q 534 on and off to increase the magnitude of the bus voltage V BUS .
- the processor 541 may disable the flyback converter circuit 540 by disabling the comparator 544 in order to render the FET Q 534 non-conductive.
- Controlling the generation of the drive signal V DR in this manner allow the bus capacitor C BUS to charge much quicker than if the drive signal V DR is generated using the PFC technique (e.g., as in the normal mode of operation). Since the bus capacitor C BUS can charge up much quicker to the maximum bus voltage threshold VB-MAX, the flyback converter circuit 530 only needs to be enabled for shorter periods of time leading to increased energy savings.
- the processor 541 may enable the flyback converter circuit 530 by generating the threshold voltage V TH , and may disable the flyback converter circuit 530 by not generating the threshold voltage V TH or setting the threshold voltage V TH to zero volts. For instance, as noted above, when the magnitude of the sense voltage V SNS is less than the threshold voltage VTH, the comparator 544 may drive the output high to cause the gate drive circuit 542 to render the FET Q 534 conductive, thereby enabling the flyback converter circuit 530 .
- the comparator 544 may drive the output low to cause the gate drive circuit 542 to render the FET Q 524 non-conductive, thereby disabling the flyback converter circuit 530 . So by not generating the threshold voltage V TH or setting the threshold voltage V TH to zero volts, the processor 541 may disable the flyback converter circuit 530 .
- FIG. 8 shows example waveforms illustrating the operation of the power converter circuit 500 in the standby mode during a single half-cycle of the AC line voltage V AC when using a constant threshold voltage V TH .
- the comparator 544 may drive the output high to cause the gate drive circuit 542 to render the FET Q 534 conductive, and when the magnitude of the primary current I PRI increases to a point when the sense voltage V SNS is greater than or equal to the threshold voltage V TH , the comparator 544 may drive the output low to cause the gate drive circuit 542 to render the FET Q 524 non-conductive.
- FIG. 8 shows example waveforms illustrating the operation of the power converter circuit 500 in the standby mode during a single half-cycle of the AC line voltage V AC when using a constant threshold voltage V TH .
- the power converter circuit 500 sets the threshold voltage V TH at a constant magnitude regardless of the instantaneous magnitude of the AC line voltage V AC . That is, in the example shown in FIG. 8 , the power converter circuit 500 does not change or adjust the threshold voltage V TH throughout the half-cycle of the AC line voltage V AC .
- the use of a constant magnitude for the threshold voltage V TH by the power converter circuit 500 may cause the input current I IN of the power converter circuit 500 to have a non-sinusoidal shape, such as the non-sinusoidal shape of the input current I IN illustrated in FIG. 8 .
- the non-sinusoidal shape of the input current I IN can cause an audible noise, or ringing, in the inductors of the EMI filter circuit 510 .
- the audible noise in the inductors of the EMI filter circuit 510 may be due to the inrush current at the beginning of each half-cycle of the AC line voltage V AC .
- the power converter circuit 500 may employ a standby mode when the electrical load is off to reduce power consumption, when the power converter circuit 500 is enabled during the standby mode to charge the bus capacitor C BUS , the power converter circuit 500 may cause an undesired audible noise in the EMI filter circuit 510 when using a constant threshold voltage V TH .
- FIG. 9 shows example waveforms illustrating the operation of the power converter circuit 500 in the standby mode during a single half-cycle of the AC line voltage V AC when using a variable magnitude for the threshold voltage V TH .
- the processor 541 may adjust the magnitude of the threshold voltage V TH based on the instantaneous magnitude of the AC line voltage V AC (e.g., as determined from the AC-magnitude signal V AC-MAG ).
- the processor 541 may control the generation of the drive signal V DR in a manner that makes the power converter circuit 500 appear as a resistive load to the AC power source.
- the magnitude of the input current I IN may be proportional to the AC line voltage V AC , such as sinusoidal in shape (e.g., as shown by the input current I IN of FIG. 7 ), which may help to minimize or eliminate any audible noise generated in the inductors of the EMI filter circuit 510 as compared to the threshold V TH having a constant magnitude.
- the processor 541 may adjust the magnitude of the threshold voltage V TH between a minimum threshold voltage V TH-MIN and a maximum threshold voltage V TH-MAX based on the instantaneous magnitude of the AC line voltage V AC .
- the processor 541 may update the magnitude of the threshold voltage V TH each cycle of the power converter circuit 500 .
- the magnitude of the threshold voltage V TH may increase from the beginning of the half-cycle until approximately the peak of the AC line voltage V AC and then begin to decrease until the end of the half-cycle.
- the gate drive circuit 542 may render the FET Q 534 conductive for longer durations during the beginning and end of the half-cycle than in the middle of the half-cycle. Since the magnitude of the threshold voltage V TH is a function of the magnitude of the AC line voltage V AC , the peak magnitudes of the primary current I PRI may take on a sinusoidal shape (e.g., as shown in FIG. 9 ).
- the processor 541 may wait to generate the threshold voltage V TH until the next zero-crossing of the AC line voltage V AC in response to determining that the magnitude of the bus voltage V BUS dropped to the minimum bus voltage threshold VB-MIN, for example, as shown in FIG. 7 .
- the processor 541 may enable the flyback converter circuit 530 during any point of the half-cycle of the AC line voltage V AC .
- the processor 541 may determine the magnitude of the threshold voltage V TH based on the instantaneous magnitude of the AC line voltage V AC and provide the threshold voltage V TH to the comparator 544 to enable the flyback converter circuit 530 regardless of whether or not the AC line voltage V AC is at a zero-crossing.
- control elements of the flyback control circuit 540 may be implemented as part of the emitter module control circuit 436 of the lighting device 400 , for example, as shown in FIG. 4 .
- control elements of the flyback control circuit 540 may be implemented as part of another control circuit (e.g., the lighting device control circuit 440 ), a dedicated flyback control integrated circuit, and/or one or more other control circuits or processors.
- FIG. 10 A is a flowchart of a procedure 600 for setting a minimum operating period T MIN of a drive signal V DR for controlling a semiconductor switch (e.g., a FET) of a power converter circuit (e.g., the power converter circuit 500 ).
- the procedure 600 may be performed by a control circuit, such as the flyback control circuit 540 (e.g., the processor 541 of the flyback control circuit 540 ) of the power converter circuit 500 .
- the control procedure 600 may be performed periodically (e.g., every 60 seconds), and/or in response to a determination that an output power Pour of the power converter is changing (e.g., due to a change to the intensity level of the lighting load).
- the control circuit may set the minimum operating period T MIN based on the output power P OUT .
- the control circuit may determine the present output power P OUT of the power converter circuit.
- the control circuit may determine whether the minimum operating period T MIN is equal to a first value T MIN1 (e.g., approximately 5 microseconds). If the control circuit determines that the minimum operating period T MIN is equal to the first value T MIN1 at 604 , the control circuit may then determine whether the output power Pour is less than or equal to a first power threshold P TH1 (e.g., approximately 7.5 W) at 606 .
- a first power threshold P TH1 e.g., approximately 7.5 W
- control circuit may set (e.g., increase) the minimum operating period T MIN to a second value T MIN2 (e.g., approximately 10 microseconds) to set the maximum operating frequency f MAX to a second value f MAX2 (e.g., approximately 100 kHz) at 608 .
- T MIN2 e.g., approximately 10 microseconds
- f MAX2 e.g., approximately 100 kHz
- control circuit may maintain the minimum operating period T MIN at the first value T MIN1 to maintain the maximum operating frequency f MAX at a first value f MAX1 (e.g., approximately 200 kHz) at 610 .
- the control circuit may then determine whether the output power P OUT is greater than or equal to a second power threshold P TH2 (e.g., approximately 8 W) at 612 . If the control circuit determines that the output power P OUT is greater than or equal to a second power threshold P TH2 , the control circuit may set (e.g., decrease) the minimum operating period T MIN to the first value T MIN1 to set the maximum operating frequency f MAX to the first value f MAX1 at 614 .
- a second power threshold P TH2 e.g., approximately 8 W
- the control circuit may maintain the minimum operating period T MIN at the second value T MIN2 to maintain the maximum operating frequency f MAX at the second value f MAX2 at 610 .
- the control circuit may adjust the minimum operating period T MIN of the power converter circuit based on the present output power Pour of the power converter circuit 500 (e.g., as shown in FIG. 6 B , which for example, may help avoid prolonged concentrations of EMI at one minimum operating frequency.
- FIG. 10 B is a flowchart of a procedure 700 for adjusting, over time, a minimum operating period T MIN of a drive signal V DR for controlling a semiconductor switch (e.g., a FET) of a power converter circuit.
- the procedure 700 may be performed by a control circuit, such as the flyback control circuit 540 (e.g., the processor 541 of the flyback control circuit 540 ) of the power converter circuit 500 .
- the control procedure 700 may be performed periodically (e.g., every 20 microseconds).
- the control procedure 700 may be performed continuously.
- control procedure 700 may be performed periodically, such as when an operating period T OP of the drive signal V DR is limited to the minimum operating period T MIN for at least a portion of a half-cycle of the AC line voltage V AC .
- the control circuit may perform the control procedure 700 to adjust (e.g., dither) the minimum operating period T MIN over a range of periods with respect to time, such that the power converter circuit does not operate at a constant operating frequency f OP even when the operating period T OP is being limited to the minimum operating period T MIN .
- the control circuit may operate in an increasing mode, where the control circuit is configured to increase the operating period T OP of the drive signal V DR by predetermined increments of time, and operate in a decreasing mode, where the control circuit is configured to decrease the operating period T OP by predetermined increments of time.
- the control circuit may determine whether the control circuit is adjusting the operating period T OP in the increasing mode. For example, the control circuit may store the last used operating mode of the procedure 700 , and use that mode when next executing the procedure 700 .
- the control circuit may set the minimum operating period T MIN equal to the present minimum operating period T MIN plus a step period T STEP (e.g., approximately 0.05-0.10 microseconds) at 704 .
- the control circuit may determine whether the minimum operating period T MIN is equal to a high-end operating period value T MIN-HI . If the control circuit determines that the minimum operating period T MIN is not equal to the high-end operating period value T MIN-HI , the control circuit may exit the procedure 700 (e.g., and remain in the increasing mode). If, however, the control circuit determines that the minimum operating period T MIN is equal to the high-end operating period value T MIN-HI , the control circuit may change to the decreasing mode at 708 and exit the procedure 700 .
- the control circuit may set the minimum operating period T MIN equal to the present minimum operating period T MIN minus a step period T STEP (e.g., approximately 0.05-0.10 microseconds) at 710 .
- the step period T STEP used when decreasing the minimum operating period T MIN at 710 may be the same, or different, from the step period T STEP used when increasing the minimum operating period T MIN at 704 .
- the control circuit may determine whether the minimum operating period T MIN is equal to a low-end operating period value T MIN-LO .
- the control circuit may exit the procedure 700 (e.g., and remain in the decreasing mode). If, however, the control circuit determines that the minimum operating period T MIN is equal to the low-end operating period value T MIN-LO , the control circuit may change to increasing mode at 714 and exit the procedure 700 . By adjusting (e.g., dithering) the minimum operating period T MIN with respect to time using the procedure 700 , the control circuit may spread the EMI generated by the power converter circuit across different frequencies and eliminate a concentration of EMI at the maximum operating frequency f MAX .
- a control circuit may perform the procedures 600 and 700 simultaneously. For example, the control circuit may set the minimum operating period T MIN of the drive signal V DR for the power converter circuit based on the output power P OUT using the procedure 600 , and between adjustments of the minimum operating period T MIN using the procedure 600 , the control circuit may make smaller adjustments (e.g., dither) of the minimum operating period T MIN over time using the procedure 700 .
- the control circuit may set a nominal minimum operating period T MIN-NOM to either the first value T MIN1 or the second value T MIN2 based on the procedure 600 , and then adjust (e.g., dither) the nominal minimum operating period T MIN-NOM around the first value T MIN1 or around the second value T MIN2 over time based on the procedure 700 .
- the control circuit is configured to further increase the spread of EMI generated by the power converter circuit across a greater number of different frequencies even when the control circuit is limited to operating at the minimal operating period T MIN .
- FIG. 11 is a flowchart of a procedure 800 for generating a drive signal V DR for controlling a semiconductor switch (e.g., a FET) of a power converter circuit (e.g., power converter circuit 500 ) when operating in a standby mode.
- the procedure 800 may be performed by a control circuit, such as the flyback control circuit 540 (e.g., the processor 541 of the flyback control circuit 540 ) of the power converter circuit 500 .
- the control circuit may perform the control procedure 800 periodically (e.g., every 20 microseconds) when the power converter circuit is operating in a standby mode.
- the power converter circuit may be configured to operate in a standby mode when the electrical load being controlled by the load control device is turned off.
- control device when in the standby mode, may turn off some portions of the power converter so that the power converter draws less power from AC power source.
- control circuit may perform the control procedure 800 to minimize or eliminate any audible noise generated in inductors of an EMI filter circuit of the load control device as compared to standby procedures than when the threshold V TH has a constant magnitude.
- the power converter circuit may include a transformer, a semiconductor switch (e.g., a FET), and a bus capacitor.
- the transformer may include a primary window and a secondary window, where the primary winding of the transformer of the power converter circuit may be coupled in series with the semiconductor switch and the secondary winding may be coupled in series with the bus capacitor.
- the power converter circuit may generate a drive signal V DR for driving the semiconductor switch based on a comparison of a magnitude of a primary current of the transformer to a threshold voltage V TH (e.g., DC voltage).
- the magnitude of the threshold voltage V TH may be set based on an instantaneous magnitude of the AC line voltage V AC .
- the power converter circuit may include a comparator for performing this comparison.
- the comparator may receive a sense voltage (e.g., the sense voltage V SNS ) at a negative input that indicates the magnitude of the primary current, and receive the threshold voltage V TH at a positive input.
- the output of the comparator may be coupled to a gate of the semiconductor switch via a gate drive circuit.
- the comparator may drive the output high to cause the gate drive circuit to render the semiconductor switch conductive.
- the comparator may drive the output low to cause the gate drive circuit to render the semiconductor switch non-conductive.
- the power converter circuit may not include a comparator and the control circuit may perform the comparison of the magnitude of the primary current of the transformer to the threshold voltage digitally (e.g., executed in the processor 541 of the flyback control circuit 540 ).
- the semiconductor switch of the power converter circuit may be rendered non-conductive and a bus voltage V BUS of the bus capacitor of the power converter circuit may be decreasing.
- the control circuit may determine whether the magnitude of the bus voltage V BUS is less than or equal to a minimum bus voltage threshold V B-MIN (e.g., approximately 9 volts).
- the control circuit may receive a bus voltage feedback signal V B-FB from the power converter circuit that indicates the present magnitude of the bus voltage V BUS . If the control circuit determines that the magnitude of the bus voltage V BUS is greater than the minimum bus voltage threshold V B-MIN , the control circuit may wait at 804 and then return to 802 .
- the control circuit may enable the converter circuit at 805 .
- the control circuit may enable the power converter circuit (e.g., the flyback converter circuit 530 ) by actively turning the semiconductor switch on and off to increase the magnitude of the bus voltage V BUS .
- the control circuit may then determine the instantaneous magnitude of the AC line voltage V AC at 806 .
- the control circuit may receive an AC-magnitude signal that indicates an instantaneous magnitude of the AC line voltage V AC .
- the control circuit may set the magnitude of the threshold voltage V TH provided to the positive input of the comparator based on the magnitude of the AC line voltage V AC .
- the control circuit may determine whether the bus voltage V BUS is greater than or equal to a maximum bus voltage threshold V B-MAX (e.g., approximately 11 volts). If the control circuit determines that the bus voltage V BUS is less than the maximum bus voltage threshold V B-MAX at 810 , the control procedure may return to 806 .
- a maximum bus voltage threshold V B-MAX e.g., approximately 11 volts
- the control circuit may adjust the magnitude of the threshold voltage V TH between a minimum threshold voltage V TH-MIN and a maximum threshold voltage V TH-MAX based on the instantaneous magnitude of the AC line voltage V AC at 806 and 808 .
- the control circuit may update the magnitude of the threshold voltage V TH each cycle of the power converter circuit. That is, the control circuit may repeat the loop from 806 , to 808 , to 810 , and back to 806 each cycle of the power converter circuit.
- the magnitude of the threshold voltage V TH may increase from the beginning of the half-cycle until approximately the peak of the AC line voltage V AC and then begin to decrease until the end of the half-cycle.
- the control circuit may control the generation of the drive signal V DR such that the power converter circuit appears as a resistive load to the AC power source. That is, the magnitude of the threshold voltage V TH may be a function of the magnitude of the AC line voltage V AC , and the peak magnitudes of the primary current I PRI may take on a sinusoidal shape (e.g., as shown in FIG. 9 ), which causes the power converter circuit to appear as a resistive load to the AC power source.
- the control circuit may disable the power converter circuit by disabling the comparator in order to render the semiconductor switch non-conductive at 812 and the procedure 800 may exit.
- the control circuit may disable the power converter by setting the threshold voltage V TH to zero volts.
- the control circuit may repeat the procedure 800 if, for example, the power converter circuit is still operating in the standby mode.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Circuit Arrangement For Electric Light Sources In General (AREA)
- Rectifiers (AREA)
- Dc-Dc Converters (AREA)
Abstract
Description
- This application is a continuation of U.S. Non-Provisional patent application Ser. No. 17/219,071, filed Mar. 31, 2021, which claims the benefit of U.S. Provisional Patent Application No. 63/003,165, filed Mar. 31, 2020, and U.S. Provisional Patent Application No. 63/108,100, filed Oct. 30, 2020, the contents of which are incorporated herein by reference in their entirety.
- Lamps and displays using efficient light sources, such as light-emitting diodes (LED) light sources, for illumination are becoming increasingly popular in many different markets. LED light sources provide a number of advantages over traditional light sources, such as incandescent and fluorescent lamps. For example, LED light sources may have a lower power consumption and a longer lifetime than traditional light sources. In addition, the LED light sources may have no hazardous materials, and may provide additional specific advantages for different applications. When used for general illumination, LED light sources provide the opportunity to adjust the color (e.g., from white, to blue, to green, etc.) or the color temperature (e.g., from warm white to cool white) of the light emitted from the LED light sources to produce different lighting effects.
- A multi-colored LED illumination device may have two or more different colors of LED emission devices (e.g., LED emitters) that are combined within the same package to produce light (e.g., white or near-white light). There are many different types of white light LED light sources on the market, some of which combine red, green, and blue (RGB) LED emitters; red, green, blue, and yellow (RGBY) LED emitters; phosphor-converted white and red (WR) LED emitters; red, green, blue, and white (RGBW) LED emitters, etc. By combining different colors of LED emitters within the same package, and driving the differently-colored emitters with different drive currents, these multi-colored LED illumination devices may generate white or near-white light within a wide gamut of color points or correlated color temperatures (CCTs) ranging from warm white (e.g., approximately 2600K-3700K), to neutral white (e.g., approximately 3700K-5000K) to cool white (e.g., approximately 5000K-8300K). Some multi-colored LED illumination devices also may enable the brightness (e.g., intensity or dimming level) and/or color of the illumination to be changed to a particular set point. These tunable illumination devices may all produce the same color and color rendering index (CRI) when set to a particular dimming level and chromaticity setting (e.g., color set point) on a standardized chromaticity diagram.
- As described herein, a lighting device, such a light-emitting diode (LED) illumination device, may comprise a power converter circuit configured to receive an alternating-current (AC) line voltage and generate a bus voltage, and a load regulation circuit (e.g., an LED drive circuit) for controlling one or more light sources (e.g., LED light sources). The power converter circuit may comprise a bus capacitor configured to store the bus voltage, a semiconductor switch configured to be rendered conductive and non-conductive to charge the bus capacitor, and a control circuit configured to generate a drive signal for rendering the semiconductor switch conductive and non-conductive. The control circuit may be configured to limit an operating period of the drive signal to a minimum operating period. In addition, the power converter circuit may comprise a sense resistor coupled in series with the semiconductor switch and configured to generate a sense voltage having a magnitude that indicates a magnitude of current conducted through the semiconductor switch when the semiconductor switch is conductive.
- The control circuit may be configured to determine an output power of the power converter circuit (e.g., based on a current conducted by the LED light sources and a magnitude of the bus voltage). The control circuit may be further configured to adjust the minimum operating period to a first value when the output power is greater than a first threshold and to a second value when the output power is less than a second threshold. In addition, the control circuit may be configured to adjust the minimum operating period with respect to time in a range between a high value and a low value.
- The control circuit may also comprise a comparator configured to generate the drive signal. The comparator may receive the sense voltage at a negative input and a threshold voltage at a positive input. The comparator may render the semiconductor switch conductive when the magnitude of the sense voltage is less than the threshold voltage, and render the semiconductor switch non-conductive when the magnitude of the sense voltage exceeds the threshold voltage. The control circuit may operate the power converter circuit in a standby mode when the LED light sources are off. During the standby mode, the control circuit may enable and disable the operation of the power converter circuit to control the magnitude of the bus voltage between a maximum bus voltage threshold and a minimum bus voltage threshold. When the power converter circuit is enabled in the standby mode, the control circuit may adjust the magnitude of the threshold voltage based on an instantaneous magnitude of the AC line voltage, such that an input current drawn by the power converter circuit is sinusoidal.
-
FIG. 1 is a simplified perspective view of an example light source. -
FIG. 2 is an exploded view of another example light source. -
FIG. 3 is a top view of an example emitter module. -
FIG. 4 is a simplified block diagram of an example lighting device. -
FIG. 5 is simplified schematic diagram of a power converter circuit of a load control device. -
FIG. 6A is an example plot of a minimum operating period of the power converter circuit ofFIG. 5 with respect to time. -
FIG. 6B is an example plot of a minimum operating period with respect to an output power of the power converter circuit ofFIG. 5 -
FIG. 6C is an example plot of a maximum operating frequency with respect to an output power of the power converter circuit ofFIG. 5 . -
FIGS. 7, 8, and 9 show example waveforms illustrating the operation of the power converter circuit ofFIG. 5 in a standby mode. -
FIG. 9 shows example waveforms illustrating the operation of a power converter circuit in the standby mode during a single half-cycle of the AC line voltage when using a variable magnitude for the threshold voltage. -
FIG. 10A is a flowchart of a procedure for setting a minimum operating period of a drive signal for controlling a semiconductor switch of a power converter circuit. -
FIG. 10B is a flowchart of a procedure for adjusting, over time, a minimum operating period of a drive signal VDR for controlling a semiconductor switch of a power converter circuit. -
FIG. 11 is a flowchart of a procedure for generating a drive signal for controlling a semiconductor switch of a power converter circuit when operating in a standby mode. -
FIG. 1 is a simplified perspective view of an example illumination device, such as a lighting device 100 (e.g., an LED light source). Thelighting device 100 may have a parabolic form factor and may be a parabolic aluminized reflector (PAR) lamp. Thelighting device 100 may include ahousing 110 and a lens 112 (e.g., an exit lens), through which light from an internal lighting load (not shown) may shine. Thelighting device 100 may include a screw-inbase 114 that may be configured to be screwed into a standard Edison socket for electrically coupling thelamp 100 to an alternating-current (AC) power source. -
FIG. 2 is an exploded view of another example light sour lighting device 200 (e.g., a LED light source) having a parabolic form factor (e.g., which may have a similar assembly as thelight source 100 shown inFIG. 1 ). Thelighting device 200 may comprise anemitter housing 210 that includes aheat sink 212 and a reflector 214 (e.g., a parabolic reflector), and a lens 216 (e.g., an exit lens). Thelighting device 200 may comprise a lighting load, such anemitter module 220, that may include one or more emission light-emitting diodes (LEDs). Theemitter module 220 may be enclosed by theemitter housing 210 and may be configured to shine light through thelens 216. Thelens 216 may be made of any suitable material, for example glass. Thelens 216 may be transparent or translucent, and may be flat or domed, for example. Thereflector 214 may shape the light produced by the emission LEDs within theemitter module 220 into an output beam. Thereflector 216 may comprise planar facets 218 (e.g., lunes) that may provide some randomization of the reflections of the light rays emitted by theemitter module 220 prior to exitinglight source 220 through thelens 216. Thelens 216 may comprises an array of lenslets (not shown) formed on both sides of the lens. An example of a light source having a lens with lenslets is described in greater detail in U.S. Pat. No. 9,736,895, issued Aug. 15, 2017, entitled COLOR MIXING OPTICS FOR LED ILLUMINATION DEVICE, the entire disclosure of which is hereby incorporated by reference. - The
lighting device 200 may comprise adriver housing 230 that may be configured to house a driver printed circuit board (PCB) 232 on which the electrical circuitry of the light source may be mounted. Thelighting device 200 may include a screw-inbase 234 that may be configured to be screwed into a standard Edison socket for electrically coupling the light source to an alternating-current (AC) power source. The screw-inbase 234 may be attached to thedriver housing 230 and may be electrically coupled to the electrical circuitry mounted to thedriver PCB 232. Thedriver PCB 232 may be electrically connected to theemitter module 220, and may comprise one or more drive circuit and/or one or more control circuits for controlling the amount of power delivered to the emitter LEDs of theemitter module 220. Thedriver PCB 232 and theemitter module 220 may be thermally connected to theheat sink 212. -
FIG. 3 is a top view of an example emitter module 300 (e.g., theemitter module 220 of the light source 200). Theemitter module 300 may comprise an array of emitters 310 (e.g., emission LEDs) and detectors 312 (e.g., detection LEDs) mounted on asubstrate 314 and encapsulated by a primary optics structure, such as adome 316. For example, theemitter module 300 may comprise an array of sixteenemitters 310 and fourdetectors 312. Theemitters 310, thedetectors 312, thesubstrate 314, and thedome 316 may form an optical system. Theemitters 310 may be arranged in a square array as close as possible together in the center of thedome 316, so as to approximate a centrally located point source. Theemitter module 300 may include multiple “chains” of emitters 310 (e.g., series-coupled emitters). Theemitters 310 of each chain may be coupled in series and may conduct the same drive current. Each chain may includeemitters 310 that produce illumination at a different peak emission wavelength (e.g., emit light of the same color). Theemitters 310 of different chains may emit light of different colors. For example, theemitter module 300 may comprise four differently-colored chains of emitters 310 (e.g., red, green, blue, and white or yellow). The array ofemitters 310 may include a chain of four red emitters, a chain of four green emitters, a chain of four blue emitters, and a chain of four white or yellow emitters. Theindividual emitters 310 in each chain may be scattered about the array, and arranged so that no color appears twice in any row, column, or diagonal, to improve color mixing within theemitter module 300. - The
detectors 312 may be placed close to each edge of the array ofemitters 310 and/or and in the middle of the array ofemitters 310 and may be connected in parallel to a receiver of a lighting device in which theemitter module 300 is installed. Similar to theemitters 310, thedetectors 312 are LEDs that can be used to emit or receive optical or electrical signals. When thedetectors 312 are coupled to receive optical signals and emit electrical signals, thedetectors 312 may produce current indicative of incident light from, for example, an emitter, a plurality of emitters, or a chain of emitters. Thedetectors 312 may be any device that produces current indicative of incident light, such as a silicon photodiode or an LED. For example, thedetectors 312 may each be an LED having a peak emission wavelength in the range of approximately 550 nm to 700 nm, such that thedetectors 312 may not produce photocurrent in response to infrared light (e.g., to reduce interference from ambient light). - The
substrate 314 of theemitter module 310 may be a ceramic substrate formed from an aluminum nitride or an aluminum oxide material or some other reflective material, and may function to improve output efficiency of theemitter module 300 by reflecting light out of the emitter module through thedome 316. Thedome 316 may comprise an optically transmissive material, such as silicon or the like, and may be formed through an over-molding process, for example. A surface of thedome 316 may be lightly textured to increase light scattering and promote color mixing, as well as to reflect a small amount of the emitted light back toward thedetectors 312 mounted on the substrate 314 (e.g., about 5%). The size of the dome 316 (e.g., a diameter of the dome in a plane of the emitters 310) may be generally dependent on the size of the array ofemitters 310. The diameter of the dome may be substantially larger (e.g., about 1.5 to 4 times larger) than the diameter of the array ofemitters 310 to prevent occurrences of total internal reflection. - Another form factor of a light source may be a linear form factor. A linear light source may include a number of the emitter modules (e.g., such as the
emitter module 220, 300) spaced apart and arranged in a linear manner (e.g., in a line). Each emitter module in the linear light source may include a plurality of emitters and at least one dedicated detector, all of which may mounted onto a common substrate and encapsulated within a primary optics structure. The primary optics structure may be formed from a variety of different materials and may have substantially any shape and/or dimensions necessary to mix the light emitted by the emitters in any desirable manner. -
FIG. 4 is a simplified block diagram of an example electrical device, such as a lighting device 400 (e.g., thelight source 100 shown inFIG. 1 and/or thelight source 200 shown inFIG. 2 ). Thelighting device 400 may comprise one or more emitter modules 410 (e.g., theemitter module 300 shown inFIG. 3 ). For example, if thelighting device 400 is a PAR lamp (e.g., as shown inFIGS. 1 and 2 ), the lighting device comprise asingle emitter module 410. Theemitter module 410 may comprise one ormore emitters FIG. 4 as a single LED, but may each comprise a plurality of LEDs connected in series (e.g., a chain of LEDs), a plurality of LEDs connected in parallel, or a suitable combination thereof, depending on the particular lighting system. In addition, each emitter 411-414 may comprise one or more organic light-emitting diodes (OLEDs). For example, thefirst emitter 411 may represent a chain of red LEDs, thesecond emitter 412 may represent a chain of blue LEDs, thethird emitter 413 may represent a chain of green LEDs, and thefourth emitter 414 may represent a chain of white or amber LEDs. The emitters 411-414 may be controlled to adjust a brightness (e.g., a luminous flux or an intensity) and/or a color (e.g., a color temperature) of a cumulative light output of thelighting device 400. Theemitter module 410 may also comprise one ormore detectors 416, 418 (e.g., photodiodes, such as a red LED and a green LED) that may produce respective photodiode currents IPD1, IPD2 (e.g., detector signals) in response to incident light. - The
lighting device 400 may comprise apower converter circuit 420, which may receive a source voltage, such as an AC mains line voltage VAC, via a hot connection H and a neutral connection N, and generate a DC bus voltage VBUS (e.g., approximately 15-20V) across a bus capacitor CBUS. Thepower converter circuit 420 may comprise, for example, a boost converter, a buck converter, a buck-boost converter, a flyback converter, a single-ended primary-inductance converter (SEPIC), a Ćuk converter, or any other suitable power converter circuit for generating an appropriate bus voltage. Thepower converter circuit 420 may provide electrical isolation between the AC power source and the emitters 411-414, and may operate as a power factor correction (PFC) circuit to adjust the power factor of thelighting device 400 towards a power factor of one. Further, although the DC bus voltage VBUS is illustrated as being connected to just a single emittermodule interface circuit 430, in instances where thelighting device 400 includes more than one emittermodule interface circuit 430, the DC bus voltage VBUS may be provided to each emittermodule interface circuit 430. - The
lighting device 400 may comprise one or more emitter module interface circuits 430 (e.g., one emitter module interface circuit peremitter module 410 in the lighting device 400). The emittermodule interface circuit 430 may comprise a load regulation circuit, such as anLED drive circuit 432, for controlling (e.g., individually controlling) the power delivered to and the luminous flux of the light emitted of each of the emitters 411-414 of therespective emitter module 410. TheLED drive circuit 432 may receive the bus voltage VBUS and may adjust magnitudes of respective LED drive currents ILED1, ILED2, ILED3, ILED4 conducted through the LED light sources 411-414. TheLED drive circuit 432 may comprise one or more regulation circuits (e.g., four regulation circuits), such as switching regulators (e.g., buck converters) for controlling the magnitudes of the respective LED drive currents ILED1-ILED4. An example of theLED drive circuit 432 is described in greater detail in U.S. Pat. No. 9,485,813, issued Nov. 1, 2016, entitled ILLUMINATION DEVICE AND METHOD FOR AVOIDING AN OVER-POWER OR OVER-CURRENT CONDITION IN A POWER CONVERTER, the entire disclosure of which is hereby incorporated by reference. - The emitter
module interface circuit 430 may also comprise a receiver circuit 334 that may be electrically coupled to thedetectors emitter module 310 for generating respective optical feedback signals VFB1, VFB2 in response to the photodiode currents IPD1, IPD2. Thereceiver circuit 434 may comprise one or more trans-impedance amplifiers (e.g., two trans-impedance amplifiers) for converting the respective photodiode currents IPD1, IPD2 into the optical feedback signals VFB1, VFB2. For example, the optical feedback signals VFB1, VFB2 may have DC magnitudes that indicate the magnitudes of the respective photodiode currents IPD1, IPD2. - The emitter
module interface circuit 430 may also comprise an emittermodule control circuit 436 for controlling theLED drive circuit 432 to control the intensities of the emitters 411-414 of theemitter module 410. The emittermodule control circuit 436 may comprise, for example, a microprocessor, a microcontroller, a programmable logic device (PLD), an application specific integrated circuit (ASIC), a field-programmable gate array (FPGA), or any other suitable processing device or controller. The emittermodule control circuit 436 may generate one or more drive signals VDR1, VDR2, VDR3, VDR4 for controlling the respective regulation circuits in theLED drive circuit 432. The emittermodule control circuit 436 may receive the optical feedback signals VFB1, VFB2 from thereceiver circuit 434 for determining the luminous flux LE of the light emitted by the emitters 411-414. - The emitter
module control circuit 436 may also receive a plurality of emitter forward-voltage feedback signals VFE1, VFE2, VFE3, VFE4 from theLED drive circuit 432 and a plurality of detector forward-voltage feedback signals VFD1, VFD2 from thereceiver circuit 434. The emitter forward-voltage feedback signals VFE1-VFE4 may be representative of the magnitudes of the forward voltages of the respective emitters 411-414, which may indicate temperatures TE1, TE2, TE3, TE4 of the respective emitters. If each emitter 411-414 comprises multiple LEDs electrically coupled in series, the emitter forward-voltage feedback signals VFE1-VFE4 may be representative of the magnitude of the forward voltage across a single one of the LEDs or the cumulative forward voltage developed across multiple LEDs in the chain (e.g., all of the series-coupled LEDs in the chain). The detector forward-voltage feedback signals VFD1, VFD2 may be representative of the magnitudes of the forward voltages of the respective detectors 416-418, which may indicate temperatures TD1, TD2 of the respective detectors. For example, the detector forward-voltage feedback signals VFD1, VFD2 may be equal to the forward voltages VFD of therespective detectors - The emitter
module control circuit 436 may be configured to control the operation of thepower converter circuit 420. For example, the emittermodule control circuit 436 may be configured to generate a drive signal VDR for controlling thepower converter circuit 420 in response to a zero cross detect signal VZCD received form thepower converter circuit 420. The emittermodule control circuit 436 may also receive an AC-magnitude signal VAC-MAG that indicates an instantaneous magnitude of the AC line voltage VAC and a bus voltage feedback signal VB-FB that indicates the present magnitude of the bus voltage VBUS. When thelighting device 400 is turned off (e.g., all of theemitters power converter circuit 420 may be configured to operate in a standby mode. The emittermodule control circuit 436 may be configured to enable and disable the operation of thepower converter circuit 420 in response to the magnitude of the bus voltage VBUS to reduce the power consumption of thepower converter circuit 420 in the standby mode. In addition, the emittermodule control circuit 436 may be configured to control thepower converter circuit 420 in response to the instantaneous magnitude of the AC line voltage VAC, such that the magnitude of an input current IIN of thepower converter circuit 420 is sinusoidal, for example, when operating in normal mode (e.g., as will be described in greater detail below). Further, in examples where thelighting device 400 includes multiple emittermodule interface circuits 430 and where the emittermodule control circuit 436 is configured to control the operation of thepower converter circuit 420, the emittermodule control circuit 436 of one of the emittermodule interface circuits 430 may control the operation of thepower converter circuit 420, and/or all of the emittermodule interface circuits 430 may share the same emittermodule control circuit 436, which may control the operation of thepower converter circuit 420. - The
lighting device 400 may comprise a lightingdevice control circuit 440 that may be electrically coupled to the emittermodule control circuit 436 of each of the one or more emittermodule interface circuits 430 via a communication bus 442 (e.g., an I2C communication bus). The lightingdevice control circuit 440 may be configured to control theemitter modules 430 to control the brightness (e.g., the luminous flux) and/or the color (e.g., the color temperature) of the cumulative light emitted by thelighting device 400. The lightingdevice control circuit 440 may comprise, for example, a microprocessor, a microcontroller, a programmable logic device (PLD), an application specific integrated circuit (ASIC), a field-programmable gate array (FPGA), or any other suitable processing device or controller. The lightingdevice control circuit 440 may be configured to adjust (e.g., dim) a present intensity LPRES (e.g., a present brightness) of the cumulative light emitted by thelighting device 400 towards a target intensity LTRGT (e.g., a target brightness), which may range across a dimming range of the light source, e.g., between a low-end intensity LLE (e.g., a minimum intensity, such as approximately 0.1%-1.0%) and a high-end intensity LHE (e.g., a maximum intensity, such as approximately 100%). The lightingdevice control circuit 440 may be configured to adjust a present color temperature TPRES of the cumulative light emitted by thelighting device 400 towards a target color temperature TTRGT, which may range between a cool-white color temperature (e.g., approximately 3100-4500 K) and a warm-white color temperature (e.g., approximately 2000-3000 K). - The
lighting device 400 may comprise acommunication circuit 434 coupled to the lightingdevice control circuit 440. Thecommunication circuit 434 may comprise a wireless communication circuit, such as, for example, a radio-frequency (RF) transceiver coupled to an antenna for transmitting and/or receiving RF signals. The wireless communication circuit may be an RF transmitter for transmitting RF signals, an RF receiver for receiving RF signals, or an infrared (IR) transmitter and/or receiver for transmitting and/or receiving IR signals. Thecommunication circuit 434 may be coupled to the hot connection H and the neutral connection N of thelighting device 400 for transmitting a control signal via the electrical wiring using, for example, a power-line carrier (PLC) communication technique. The lightingdevice control circuit 440 may be configured to determine the target intensity LTRGT for thelighting device 400 in response to messages (e.g., digital messages) received via thecommunication circuit 434. - The
lighting device 400 may comprise amemory 446 configured to store operational characteristics of the lighting device 400 (e.g., the target intensity LTRGT, the target color temperature TTRGT, the low-end intensity LLE, the high-end intensity LHE, etc.). The memory may be implemented as an external integrated circuit (IC) or as an internal circuit of the lightingdevice control circuit 440. Thelighting device 400 may comprise apower supply 448 that may receive the bus voltage VBUS and generate a supply voltage VCC for powering the lightingdevice control circuit 440 and other low-voltage circuitry of the lighting device, such as the lightingdevice control circuit 440, thecommunication circuit 444, and/or thememory 446. - When the
lighting device 400 is on, the lightingdevice control circuit 440 may be configured to control theemitter modules 410 to emit light substantially all of the time. The lightingdevice control circuit 440 may be configured to control theemitter modules 410 to disrupt the normal emission of light to measure one or more operational characteristics of the emitter modules during periodic measurement intervals. For example, during the measurement intervals, the emittermodule control circuit 436 may be configured to individually turn on each of the different-colored emitters 411-414 of the emitter modules 410 (e.g., while turning of the other emitters) and measure the luminous flux of the light emitted by that emitter using one of the twodetectors module control circuit 436 may turn on thefirst emitter 411 of the emitter module 410 (e.g., at the same time as turning off the other emitters 412-414) and determine the luminous flux LE of the light emitted by thefirst emitter 411 in response to the first optical feedback signal VFB1 generated from thefirst detector 416. In addition, the emittermodule control circuit 436 may be configured to drive the emitters 411-414 and thedetectors - Methods of measuring the operational characteristics of emitter modules in a light source are described in greater detail in U.S. Pat. No. 9,332,598, issued May 3, 2016, entitled INTERFERENCE-RESISTANT COMPENSATION FOR ILLUMINATION DEVICES HAVING MULTIPLE EMITTER MODULES; U.S. Pat. No. 9,392,660, issued Jul. 12, 2016, entitled LED ILLUMINATION DEVICE AND CALIBRATION METHOD FOR ACCURATELY CHARACTERIZING THE EMISSION LEDS AND PHOTODETECTOR(S) INCLUDED WITHIN THE LED ILLUMINATION DEVICE; and U.S. Pat. No. 9,392,663, issued Jul. 12, 2016, entitled ILLUMINATION DEVICE AND METHOD FOR CONTROLLING AN ILLUMINATION DEVICE OVER CHANGES IN DRIVE CURRENT AND TEMPERATURE, the entire disclosures of which are hereby incorporated by reference.
- Calibration values for the various operational characteristics of the
lighting device 400 may be stored in thememory 446 as part of a calibration procedure performed during manufacturing of thelighting device 400. Calibration values may be stored for each of the emitters 411-414 and/or thedetectors emitter modules 410. For example, calibration values may be stored for measured values of luminous flux (e.g., in lumens), x-chromaticity, y-chromaticity, emitter forward voltage, photodiode current, and detector forward voltage. For example, the luminous flux, x-chromaticity, and y-chromaticity measurements may be obtained from the emitters 411-414 using an external calibration tool, such as a spectrophotometer. The values for the emitter forward voltages, photodiode currents, and detector forward voltages may be measured internally to thelighting device 400. The calibration values for each of the emitters 411-414 and/or thedetectors - In addition, the calibration values for each of the emitters 411-414 and/or the
detectors lighting device 400 may be operated in an environment that is controlled to multiple calibration temperatures and values of the operational characteristics may be measured and stored. For example, thelighting device 400 may be operated at a cold calibration temperature, such as room temperature (e.g., approximately 25° C.), and a hot calibration temperature (e.g., approximately 85° C.). At each temperature, the calibration values for each of the emitters 411-414 and/or thedetectors memory 446. - After installation, the lighting
device control circuit 440 of thelighting device 400 may use the calibration values stored in thememory 446 to maintain a constant light output from theemitter modules 410. The lightingdevice control circuit 440 may determine target values for the luminous flux to be emitted from the emitters 411-414 to achieve the target intensity LTRGT and/or the target color temperature TTRGT for thelighting device 400. The lightingdevice control circuit 440 may determine the magnitudes for the respective drive currents ILED1-ILED4 for the emitters 411-414 based on the determined target values for the luminous flux to be emitted from the emitters 411-414. When the age of thelighting device 400 is zero, the magnitudes of the respective drive currents ILED1-ILED4 for the emitters 411-414 may be controlled to initial magnitudes ILED-INITIAL. - The light output of the
emitter modules 410 may decrease as the emitters 411-414 age. The light source control circuit 340 may be configured to increase the magnitudes of the drive current IDR for the emitters 411-414 to adjusted magnitudes LED-ADJUSTED to achieve the determined target values for the luminous flux of the target intensity LTRGT and/or the target color temperature TTRGT. Methods of adjusting the drive currents of emitters to achieve a constant light output as the emitters age are described in greater detail in U.S. Patent Application Publication No. 2015/0382422, published Dec. 31, 2015, entitled ILLUMINATION DEVICE AND AGE COMPENSATION METHOD, the entire disclosure of which is hereby incorporated by reference. -
FIG. 5 is simplified schematic diagram of apower converter circuit 500 of a load control device (e.g., thepower converter circuit 420 of thelighting device 400 shown inFIG. 4 ). Thepower converter circuit 500 may be configured to receive an alternating-current (AC) line voltage VAC from an AC power source (not shown) via a hot terminal H and a neutral terminal N. Thepower converter circuit 500 may comprise an electromagnetic interference (EMI)filter circuit 510 that may comprise one or more inductors and capacitors configured to minimize the noise provided back to the AC power source from thepower converter circuit 500 and/or the load control device. TheEMI filter circuit 510 may conduct an input current IIN from the AC power source (e.g., through one or more of the inductors of the EMI filter circuit). - The
power converter circuit 500 may also comprise a rectifier circuit 520 (e.g., a half-wave rectifier circuit or a full-wave rectifier circuit, such as a diode bridge) for generating a rectified voltage VRECT from the AC line voltage VAC. Thepower converter circuit 500 may also comprise a resistive divider circuit having resistors R522, R524. The resistive divider circuit may be coupled across the output (e.g., DC terminals) of therectifier circuit 520 and may be configured to generate an AC-magnitude signal VAC-MAG, which may be a scaled version of the rectified voltage VRECT and may indicate the instantaneous magnitude of the AC line voltage VAC. Additionally or alternatively, the resistive divider circuit may be coupled across the input of the EMI filter circuit 510 (e.g., between the hot terminal H and the neutral terminal N). - The
power converter circuit 500 may also comprise aflyback converter circuit 530 configured to generate a bus voltage VBUS across a bus capacitor CBUS. Theflyback converter circuit 530 may comprise aflyback transformer 532 that has a primary winding 532 a and a secondary winding 532 b. Theflyback converter circuit 530 may also comprise a semiconductor switch, such as a field-effect transistor (FET) Q534, coupled in series with the primary winding 532 a of theflyback transformer 532 and a sense resistor R535. When the FET Q534 is conductive, the primary winding 532 a of theflyback transformer 532 may conduct a primary current IPRI through the sense resistor R535 to generate a sense voltage VSNS across the sense resistor R535. The magnitude of the sense voltage VSNS may indicate the magnitude of the primary current IPRI. The secondary winding 532 b of theflyback transformer 532 may be coupled in series with a diode D536 and the bus capacitor CBUS. Theflyback converter circuit 530 may also comprise a resistive divider circuit having resistors R538, R539. The resistive divider circuit may be coupled across the bus capacitor CBUS and maybe configured to generate a bus voltage feedback signal VB-FB that may indicate the magnitude of the bus voltage VBUS. - The
power converter circuit 500 may comprise aflyback control circuit 540 configured to generate a drive signal VDR for rendering the FET Q534 of theflyback converter circuit 530 conductive and non-conductive. Although illustrated as a component of thepower converter circuit 500, in some examples an emitter module interface circuit (e.g., the emitter module interface circuit 430) may include theflyback control circuit 540, such that, for example, theflyback control circuit 540 may act as an emitter module control circuit (e.g., the emitter module control circuit 436). Alternatively, in some examples, theflyback control circuit 540 may act as a control circuit for any combination of components of the lighting device (e.g., theflyback control circuit 540 may perform one or more functions performed by the lighting device control circuit 440). - During a normal mode of operation, a
processor 541 of theflyback control circuit 540 may generate a normal-mode drive signal VDR-NORM that may be coupled to the gate of the FET Q534 via agate drive circuit 542. Theprocessor 541 may be configured to control the normal-mode drive signal VDR-NORM to generate the drive signal VDR for rendering the FET Q534 conductive and non-conductive. The drive signal VDR may be characterized by an operating period TOP and an operating frequency fOP. The operating period TOP may be limited to a minimum operating period TMIN (e.g., may not be controlled to be smaller than the minimum operating period TMIN by the processor 541) thus setting a maximum operating frequency fMAX for theflyback converter circuit 530. The minimum operating period TMIN may be based on the technical specifications of the hardware components of theflyback converter circuit 530. When the FET Q534 is rendered conductive, the primary winding 532 a of theflyback transformer 532 may conduct the primary current IPRI to store energy in theflyback transformer 532. When the FET Q534 is rendered non-conductive, the secondary winding 532 b may conduct a secondary current ISEC to charge the bus capacitor CBUS. - The
processor 541 may control the normal-mode drive signal VDR-NORM to operate theflyback converter circuit 530 using a power factor correction (PFC) technique in order to adjust the power factor of thepower converter circuit 500 and/or the load control device towards a power factor of one. In addition, theprocessor 541 may control theflyback converter circuit 530 to optimize the efficiency of thepower converter circuit 500, the total harmonic distortion (THD) of the input current IIN, and/or the electromagnetic interference (EMI) provided to the AC power source. For example, when operating at a steady state condition, theprocessor 541 may render the FET Q534 conductive using a constant on time (e.g., the same from one cycle of theflyback converter circuit 530 to the next). Theprocessor 541 may be configured to adjust the constant on time used to control the FET Q534 in response to a present output power POUT of thepower converter circuit 500. That is, when operating at a steady state condition, theprocessor 541 may be configured to maintain the on time constant but adjust the operating period TOP based on the present output power Pour of thepower converter circuit 500. For example, theprocessor 541 may be configured to determine the present output power Pour in response to the present magnitude of the bus voltage VBUS and the present magnitude of an output current IOUT of the power converter circuit (e.g., POUT=VBUS·IOUT). Theprocessor 541 may be configured to determine the magnitude of the output current IOUT based on the present magnitudes of the drive currents (e.g., the magnitudes of LED drive currents ILED1, ILED2, ILED3, ILED4). - When the output power POUT is high, the
flyback converter circuit 530 may operate in a critical conduction mode. For example, theflyback converter circuit 520 may operate in the critical conduction mode when the operating period TOP of the drive cycle remains above the minimum operating period TMIN for the entirety of each half-cycle of the AC line voltage VAC. Theflyback control circuit 540 may comprise a zero cross detectcircuit 543, that may generate a zero cross detect signal VZCD in response to a voltage developed across the diode D536. The zero cross detect signal VZCD may indicate when the magnitude of the secondary current ISEC drops to approximately zero amps. For example, when the magnitude of the magnitude of the secondary current ISEC drops to approximately zero amps, the diode D536 may stop conducting, and the voltage developed from the cathode to the anode of the diode D536 may increase causing the zero-cross detectcircuit 543 to indicate that the magnitude of the secondary current ISEC has dropped to zero amps. When operating in the critical conduction mode, theprocessor 541 may render the FET 534 conductive when the magnitude of the secondary current ISEC drops to zero amps (e.g., in response to the zero cross detect signal VZCD). In a steady state condition, the operating frequency fOP of theflyback converter circuit 530 may vary through a half-cycle of the AC line voltage VAC in order to make thepower converter circuit 500 look resistive to the AC power source to improve the power factor of thepower converter circuit 500 and/or the load control device. The operating frequency fOP of theflyback converter circuit 530 may decrease as the instantaneous magnitude of the AC line voltage VAC increases during a first half of the half-cycle towards a peak magnitude and then increase during a second half of the half-cycle. As such, when output power POUT is high, the operating frequency fOP of theflyback converter circuit 530 may resemble an inverted bell curve for each half-cycle of the AC line voltage VAC. - As the output power POUT of the
power converter circuit 500 decreases, the operating period TOP of theflyback converter circuit 530 may decrease. When the output power POUT decreases to a point where the operating period TOP is limited to the minimum operating period TMIN for at least a portion of each half-cycle, theflyback converter circuit 530 may begin operating in discontinuous conduction mode. Eventually, the output power Pour may decrease to a point where the operating period TOP may be held constant at the minimum operating period TMIN, and in turn, the operating frequency fOP may be held constant at the maximum operating frequency fMAX (e.g., for at least a portion of each half-cycle of the AC line voltage VAC). Operation at a constant frequency may increase the electromagnetic interference (EMI) generated by thepower converter circuit 500. So, although the operating frequency fOP is spread out when the output power POUT is high (e.g., and when operating in the critical conduction mode), eventually the output power POUT may decrease to a point where the operating frequency fOP is limited by a maximum operating frequency fMAX for extended portions of each half-cycle of the AC line voltage VAC, and this concentrated operation at the maximum operating frequency fMAX may increase electromagnetic interference generated by thepower converter circuit 500 at the maximum operating frequency fMAX, which is undesirable. - As such, the
processor 541 may be configured to adjust (e.g., dither) a value of the minimum operating period TMIN over a range of values with respect to time, such that theflyback converter circuit 530 does not operate at a constant operating frequency fOP even when the operating period TOP is being limited to the minimum operating period TMIN.FIG. 6A is an example plot of a value of the minimum operating period TMIN of theflyback converter circuit 530 with respect to time. Theprocessor 541 may determine to adjust (e.g., dither) the value of the minimum operating period TMIN with respect to time when, for example, theprocessor 541 detects that the output power Pour has decreased to the point where the operating period TOP would otherwise be held constant at the minimum operating period TMIN for at least a portion of each-half cycle of the AC line voltage VAC. Theprocessor 541 may adjust the value of the minimum operating period TMIN in a range around a nominal minimum operating period TMIN-NOM, e.g., between a high value TMIN-HI and a low value TMIN-LO. Theprocessor 541 may increase the value of the minimum operating period TMIN by a step value TSTEP (e.g., approximately 0.05-0.10 microseconds) when adjusting from the low value TMIN-LO to the high value TMIN-HI, and decrease the value of the minimum operating period TMIN by the step value TSTEP when adjusting from the high value TMIN-HI and the low value TMIN-LO. In some examples, theprocessor 541 may adjust the value of the minimum operating period TMIN by the step value TSTEP every 20 microseconds. By adjusting (e.g., dithering) the minimum operating period TMIN with respect to time, theprocessor 541 may spread the electromagnetic interference generated by thepower converter circuit 500 over various frequencies and eliminate a concentration of electromagnetic interference at the maximum operating frequency fMAX. - The
processor 541 may also be configured to adjust the value of the minimum operating period TMIN (e.g., the nominal minimum operating period TMIN-NOM) in dependence upon the present output power POUT of thepower converter circuit 500. For example, theprocessor 541 may be configured to decrease the value of the minimum operating period TMIN as the output power Pour decreases and vice versa.FIG. 6B is an example plot of a value of the minimum operating period TMIN (e.g., the nominal minimum operating period TMIN-NOM) with respect to the output power POUT of thepower converter circuit 500.FIG. 6C is an example plot of a value of the maximum operating frequency fMAX with respect to the output power POUT of thepower converter circuit 500. For example, when the output power POUT of thepower converter circuit 530 is high, theprocessor 541 may set the value of the minimum operating period TMIN (e.g., the nominal minimum operating period TMIN-NOM) to a first value TMIN1 (e.g., approximately 5 microseconds) to set the value of the maximum operating frequency fMAX to a first value fMAX1 (e.g., approximately 200 kHz). Theprocessor 541 may adjust the minimum operating period TMIN using hysteresis. When the output power POUT falls below a first power threshold PTH1 (e.g., approximately 7.5 W), theprocessor 541 may increase the value of the minimum operating period TMIN to a second value TMIN2 (e.g., approximately 10 microseconds) to set the value of the maximum operating frequency fMAX to a second value fMAX2 (e.g., approximately 100 kHz). When the output power rises above a second power threshold PTH2 (e.g., approximately 8 W), theprocessor 541 may decrease the value of the minimum operating period TMIN back to the first value TMIN1. Further, in some examples, theprocessor 541 may set the value of the minimum operating period TMIN to the first value TMIN1 when the output power POUT is greater than a power threshold (e.g., approximately 7.5 W), and to the second value TMIN2 when the output power Pour is less than or equal to that power threshold. - The
processor 541 may be configured to adjust (e.g., dither) the value of the minimum operating period TMIN around the first value TMIN1 or the second value TMIN2 (e.g., as described above with reference toFIG. 6A ). For example, when the output power Pour of thepower converter circuit 530 is high, the nominal minimum operating period TMIN-NOM may be set to the first value TMIN1 and the maximum operating frequency fMAX may equal to the first value fMAX1. Theprocessor 541 may adjust (e.g., dither) the value of the minimum operating period TMIN in a range around the nominal minimum operating period TMIN-NOM, which is set to the first value TMIN1, between a high value TMIN-HI and a low value TMIN-LO. Then, when the output power Pour of thepower converter circuit 530 falls below the first power threshold PTH1, theprocessor 541 may increase the nominal minimum operating period TMIN-NOM to the second value TMIN2 to set the maximum operating frequency fMAX to the second value fMAX2. Theprocessor 541 may then adjust the value of the minimum operating period TMIN in a range around the nominal minimum operating period TMIN-NOM, which is set to the second value TMIN2, between a high value TMIN-HI and a low value TMIN-LO (e.g., which is different from the high value TMIN-HI and the low value TMIN-LO used when the minimum operating period TMIN was set to the first value TMIN1). Accordingly, theprocessor 541 may adjust the value of the minimum operating period TMIN (e.g., the nominal minimum operating period TMIN-NOM) in response to the output power POUT using hysteresis and adjust (e.g., dither) the value of the minimum operating period TMIN over a range of values with respect to time, which for example, may further spread out the maximum operating frequency fMAX of thepower converter circuit 500 and eliminate a concentration of electromagnetic interference at one particular frequency. - The
power converter circuit 500 may be configured to operate in a standby mode when the electrical load being controlled by the load control device is turned off. Theprocessor 541 may be configured to disable some portions of theflyback converter circuit 530 and/or theflyback control circuit 540, such that thepower converter circuit 500 draws less power from AC power source when in the standby mode. Theflyback control circuit 540 may comprise acomparator 544 for generating the drive signal VDR during the standby mode. Thecomparator 542 may receive the sense voltage VSNS from theflyback converter circuit 530 at a negative input and a threshold voltage VTH (e.g., DC voltage) at a positive input. An output of thecomparator 542 may be coupled to the gate of the FET Q534 via thegate drive circuit 542. When the magnitude of the sense voltage VSNS is less than the threshold voltage VTH, thecomparator 544 may drive the output high to cause thegate drive circuit 542 to render the FET Q534 conductive. When the magnitude of the primary current IPRI increases to a point when the sense voltage VSNS exceeds the threshold voltage VTH, thecomparator 544 may drive the output low to cause thegate drive circuit 542 to render the FET Q524 non-conductive. Theprocessor 541 may use a digital-to-analog converter (DAC) 545 to generate the threshold voltage VTH. Theprocessor 541 may receive the AC-magnitude signal VAC-MAG via a first analog-to-digital converter (ADC) 546 and the bus voltage feedback signal VB-FB from theflyback converter circuit 530 via a second analog-to-digital converter (ADC) 547. -
FIG. 7 shows example waveforms illustrating the operation of thepower converter circuit 500 in the standby mode. When operating in the standby mode, theprocessor 541 is configured to periodically enable and disable the operation of theflyback converter circuit 530. For example, theprocessor 541 may generate an enable control signal (e.g., a digital signal) for controlling when theflyback converter circuit 530 is enabled (e.g., actively turning the FET Q534 on and off to generate increase the magnitude of the bus voltage VBUS) and disabled (e.g., rendering the FET Q534 non-conductive and allowing the magnitude of the bus voltage VBUS to decrease). When the magnitude of the bus voltage VBUS drops to a minimum bus voltage threshold VB-MIN (e.g., approximately 9 volts), theprocessor 541 may enable theflyback converter circuit 530 by generating the drive signal VDR via thecomparator 544. As previously noted, theprocessor 541 may enable theflyback converter circuit 530 by actively turning the FET Q534 on and off to increase the magnitude of the bus voltage VBUS. When the magnitude of the bus voltage VBUS rises to a maximum bus voltage threshold VB-MAX (e.g., approximately 11 volts), theprocessor 541 may disable theflyback converter circuit 540 by disabling thecomparator 544 in order to render the FET Q534 non-conductive. Controlling the generation of the drive signal VDR in this manner allow the bus capacitor CBUS to charge much quicker than if the drive signal VDR is generated using the PFC technique (e.g., as in the normal mode of operation). Since the bus capacitor CBUS can charge up much quicker to the maximum bus voltage threshold VB-MAX, theflyback converter circuit 530 only needs to be enabled for shorter periods of time leading to increased energy savings. - In some examples, the
processor 541 may enable theflyback converter circuit 530 by generating the threshold voltage VTH, and may disable theflyback converter circuit 530 by not generating the threshold voltage VTH or setting the threshold voltage VTH to zero volts. For instance, as noted above, when the magnitude of the sense voltage VSNS is less than the threshold voltage VTH, thecomparator 544 may drive the output high to cause thegate drive circuit 542 to render the FET Q534 conductive, thereby enabling theflyback converter circuit 530. And when the magnitude of the sense voltage VSNS exceeds the threshold voltage VTH, thecomparator 544 may drive the output low to cause thegate drive circuit 542 to render the FET Q524 non-conductive, thereby disabling theflyback converter circuit 530. So by not generating the threshold voltage VTH or setting the threshold voltage VTH to zero volts, theprocessor 541 may disable theflyback converter circuit 530. -
FIG. 8 shows example waveforms illustrating the operation of thepower converter circuit 500 in the standby mode during a single half-cycle of the AC line voltage VAC when using a constant threshold voltage VTH. As previously noted, when the magnitude of the sense voltage VSNS is less than the threshold voltage VTH, thecomparator 544 may drive the output high to cause thegate drive circuit 542 to render the FET Q534 conductive, and when the magnitude of the primary current IPRI increases to a point when the sense voltage VSNS is greater than or equal to the threshold voltage VTH, thecomparator 544 may drive the output low to cause thegate drive circuit 542 to render the FET Q524 non-conductive. In the example shown inFIG. 8 , thepower converter circuit 500 sets the threshold voltage VTH at a constant magnitude regardless of the instantaneous magnitude of the AC line voltage VAC. That is, in the example shown inFIG. 8 , thepower converter circuit 500 does not change or adjust the threshold voltage VTH throughout the half-cycle of the AC line voltage VAC. - The use of a constant magnitude for the threshold voltage VTH by the
power converter circuit 500 may cause the input current IIN of thepower converter circuit 500 to have a non-sinusoidal shape, such as the non-sinusoidal shape of the input current IIN illustrated inFIG. 8 . The non-sinusoidal shape of the input current IIN can cause an audible noise, or ringing, in the inductors of theEMI filter circuit 510. The audible noise in the inductors of theEMI filter circuit 510 may be due to the inrush current at the beginning of each half-cycle of the AC line voltage VAC. So, although thepower converter circuit 500 may employ a standby mode when the electrical load is off to reduce power consumption, when thepower converter circuit 500 is enabled during the standby mode to charge the bus capacitor CBUS, thepower converter circuit 500 may cause an undesired audible noise in theEMI filter circuit 510 when using a constant threshold voltage VTH. -
FIG. 9 shows example waveforms illustrating the operation of thepower converter circuit 500 in the standby mode during a single half-cycle of the AC line voltage VAC when using a variable magnitude for the threshold voltage VTH. When using a variable magnitude for the threshold voltage VTH, theprocessor 541 may adjust the magnitude of the threshold voltage VTH based on the instantaneous magnitude of the AC line voltage VAC (e.g., as determined from the AC-magnitude signal VAC-MAG). Further, when theflyback converter circuit 530 is enabled during the standby mode using a variable magnitude for the threshold voltage VTH that is based on the instantaneous magnitude of the AC line voltage VAC, theprocessor 541 may control the generation of the drive signal VDR in a manner that makes thepower converter circuit 500 appear as a resistive load to the AC power source. For example, when using a variable magnitude for the threshold voltage VTH that is based on the instantaneous magnitude of the AC line voltage, the magnitude of the input current IIN may be proportional to the AC line voltage VAC, such as sinusoidal in shape (e.g., as shown by the input current IIN ofFIG. 7 ), which may help to minimize or eliminate any audible noise generated in the inductors of theEMI filter circuit 510 as compared to the threshold VTH having a constant magnitude. - In some examples, the
processor 541 may adjust the magnitude of the threshold voltage VTH between a minimum threshold voltage VTH-MIN and a maximum threshold voltage VTH-MAX based on the instantaneous magnitude of the AC line voltage VAC. For example, theprocessor 541 may adjust the magnitude of the threshold voltage VTH as a function of the instantaneous magnitude of the AC line voltage VAC (e.g., VTH=VAC 2/α), where a is a predetermined constant. Theprocessor 541 may update the magnitude of the threshold voltage VTH each cycle of thepower converter circuit 500. The magnitude of the threshold voltage VTH may increase from the beginning of the half-cycle until approximately the peak of the AC line voltage VAC and then begin to decrease until the end of the half-cycle. As such, thegate drive circuit 542 may render the FET Q534 conductive for longer durations during the beginning and end of the half-cycle than in the middle of the half-cycle. Since the magnitude of the threshold voltage VTH is a function of the magnitude of the AC line voltage VAC, the peak magnitudes of the primary current IPRI may take on a sinusoidal shape (e.g., as shown inFIG. 9 ). - In some examples, the
processor 541 may wait to generate the threshold voltage VTH until the next zero-crossing of the AC line voltage VAC in response to determining that the magnitude of the bus voltage VBUS dropped to the minimum bus voltage threshold VB-MIN, for example, as shown inFIG. 7 . However, in other examples, theprocessor 541 may enable theflyback converter circuit 530 during any point of the half-cycle of the AC line voltage VAC. For example, when the magnitude of the bus voltage VBUS drops to the minimum bus voltage threshold VB-MIN, theprocessor 541 may determine the magnitude of the threshold voltage VTH based on the instantaneous magnitude of the AC line voltage VAC and provide the threshold voltage VTH to thecomparator 544 to enable theflyback converter circuit 530 regardless of whether or not the AC line voltage VAC is at a zero-crossing. - As noted above, in some embodiments the control elements of the
flyback control circuit 540 may be implemented as part of the emittermodule control circuit 436 of thelighting device 400, for example, as shown inFIG. 4 . In addition, the control elements of theflyback control circuit 540 may be implemented as part of another control circuit (e.g., the lighting device control circuit 440), a dedicated flyback control integrated circuit, and/or one or more other control circuits or processors. -
FIG. 10A is a flowchart of aprocedure 600 for setting a minimum operating period TMIN of a drive signal VDR for controlling a semiconductor switch (e.g., a FET) of a power converter circuit (e.g., the power converter circuit 500). Theprocedure 600 may be performed by a control circuit, such as the flyback control circuit 540 (e.g., theprocessor 541 of the flyback control circuit 540) of thepower converter circuit 500. Thecontrol procedure 600 may be performed periodically (e.g., every 60 seconds), and/or in response to a determination that an output power Pour of the power converter is changing (e.g., due to a change to the intensity level of the lighting load). When performing theprocedure 600, the control circuit may set the minimum operating period TMIN based on the output power POUT. At 602, the control circuit may determine the present output power POUT of the power converter circuit. For example, the control circuit may be configured to determine the present output power Pour in response to the present magnitude of a bus voltage VBUS across a bus capacitor of the power converter circuit, and the present magnitude of an output current IOUT of the power converter circuit (e.g., POUT=VBUS·IOUT). - At 604, the control circuit may determine whether the minimum operating period TMIN is equal to a first value TMIN1 (e.g., approximately 5 microseconds). If the control circuit determines that the minimum operating period TMIN is equal to the first value TMIN1 at 604, the control circuit may then determine whether the output power Pour is less than or equal to a first power threshold PTH1 (e.g., approximately 7.5 W) at 606. If the control circuit determines that the output power Pour is less than or equal to the first power threshold PTH1 at 606, then the control circuit may set (e.g., increase) the minimum operating period TMIN to a second value TMIN2 (e.g., approximately 10 microseconds) to set the maximum operating frequency fMAX to a second value fMAX2 (e.g., approximately 100 kHz) at 608. If, however, the control circuit determines that the output power POUT is greater than the first power threshold PTH1 at 606, then the control circuit may maintain the minimum operating period TMIN at the first value TMIN1 to maintain the maximum operating frequency fMAX at a first value fMAX1 (e.g., approximately 200 kHz) at 610.
- If the control circuit determines that the minimum operating period TMIN is not equal to the first value TMIN1 at 604, the control circuit may then determine whether the output power POUT is greater than or equal to a second power threshold PTH2 (e.g., approximately 8 W) at 612. If the control circuit determines that the output power POUT is greater than or equal to a second power threshold PTH2, the control circuit may set (e.g., decrease) the minimum operating period TMIN to the first value TMIN1 to set the maximum operating frequency fMAX to the first value fMAX1 at 614. If, however, the control circuit determines that the output power Pour is less than the second power threshold PTH2 at 612, then the control circuit may maintain the minimum operating period TMIN at the second value TMIN2 to maintain the maximum operating frequency fMAX at the second value fMAX2 at 610. As such, using the
procedure 600, the control circuit may adjust the minimum operating period TMIN of the power converter circuit based on the present output power Pour of the power converter circuit 500 (e.g., as shown inFIG. 6B , which for example, may help avoid prolonged concentrations of EMI at one minimum operating frequency. -
FIG. 10B is a flowchart of aprocedure 700 for adjusting, over time, a minimum operating period TMIN of a drive signal VDR for controlling a semiconductor switch (e.g., a FET) of a power converter circuit. Theprocedure 700 may be performed by a control circuit, such as the flyback control circuit 540 (e.g., theprocessor 541 of the flyback control circuit 540) of thepower converter circuit 500. Thecontrol procedure 700 may be performed periodically (e.g., every 20 microseconds). Thecontrol procedure 700 may be performed continuously. Or, thecontrol procedure 700 may be performed periodically, such as when an operating period TOP of the drive signal VDR is limited to the minimum operating period TMIN for at least a portion of a half-cycle of the AC line voltage VAC. The control circuit may perform thecontrol procedure 700 to adjust (e.g., dither) the minimum operating period TMIN over a range of periods with respect to time, such that the power converter circuit does not operate at a constant operating frequency fOP even when the operating period TOP is being limited to the minimum operating period TMIN. - When performing the
procedure 700, the control circuit may operate in an increasing mode, where the control circuit is configured to increase the operating period TOP of the drive signal VDR by predetermined increments of time, and operate in a decreasing mode, where the control circuit is configured to decrease the operating period TOP by predetermined increments of time. At 702, the control circuit may determine whether the control circuit is adjusting the operating period TOP in the increasing mode. For example, the control circuit may store the last used operating mode of theprocedure 700, and use that mode when next executing theprocedure 700. If the control circuit is adjusting the operating period TOP in the increasing mode at 702, the control circuit may set the minimum operating period TMIN equal to the present minimum operating period TMIN plus a step period TSTEP (e.g., approximately 0.05-0.10 microseconds) at 704. At 706, the control circuit may determine whether the minimum operating period TMIN is equal to a high-end operating period value TMIN-HI. If the control circuit determines that the minimum operating period TMIN is not equal to the high-end operating period value TMIN-HI, the control circuit may exit the procedure 700 (e.g., and remain in the increasing mode). If, however, the control circuit determines that the minimum operating period TMIN is equal to the high-end operating period value TMIN-HI, the control circuit may change to the decreasing mode at 708 and exit theprocedure 700. - If the control circuit is adjusting the operating period TOP in decreasing mode at 702, the control circuit may set the minimum operating period TMIN equal to the present minimum operating period TMIN minus a step period TSTEP (e.g., approximately 0.05-0.10 microseconds) at 710. The step period TSTEP used when decreasing the minimum operating period TMIN at 710 may be the same, or different, from the step period TSTEP used when increasing the minimum operating period TMIN at 704. At 712, the control circuit may determine whether the minimum operating period TMIN is equal to a low-end operating period value TMIN-LO. If the control circuit determines that the minimum operating period TMIN is not equal to the low-end operating period value TMIN-LO, the control circuit may exit the procedure 700 (e.g., and remain in the decreasing mode). If, however, the control circuit determines that the minimum operating period TMIN is equal to the low-end operating period value TMIN-LO, the control circuit may change to increasing mode at 714 and exit the
procedure 700. By adjusting (e.g., dithering) the minimum operating period TMIN with respect to time using theprocedure 700, the control circuit may spread the EMI generated by the power converter circuit across different frequencies and eliminate a concentration of EMI at the maximum operating frequency fMAX. - In some examples, a control circuit may perform the
procedures procedure 600, and between adjustments of the minimum operating period TMIN using theprocedure 600, the control circuit may make smaller adjustments (e.g., dither) of the minimum operating period TMIN over time using theprocedure 700. As such, the control circuit may set a nominal minimum operating period TMIN-NOM to either the first value TMIN1 or the second value TMIN2 based on theprocedure 600, and then adjust (e.g., dither) the nominal minimum operating period TMIN-NOM around the first value TMIN1 or around the second value TMIN2 over time based on theprocedure 700. When enabled with a combination of bothprocedures -
FIG. 11 is a flowchart of aprocedure 800 for generating a drive signal VDR for controlling a semiconductor switch (e.g., a FET) of a power converter circuit (e.g., power converter circuit 500) when operating in a standby mode. Theprocedure 800 may be performed by a control circuit, such as the flyback control circuit 540 (e.g., theprocessor 541 of the flyback control circuit 540) of thepower converter circuit 500. The control circuit may perform thecontrol procedure 800 periodically (e.g., every 20 microseconds) when the power converter circuit is operating in a standby mode. The power converter circuit may be configured to operate in a standby mode when the electrical load being controlled by the load control device is turned off. Further, when in the standby mode, the control device may turn off some portions of the power converter so that the power converter draws less power from AC power source. In some examples, the control circuit may perform thecontrol procedure 800 to minimize or eliminate any audible noise generated in inductors of an EMI filter circuit of the load control device as compared to standby procedures than when the threshold VTH has a constant magnitude. - The power converter circuit may include a transformer, a semiconductor switch (e.g., a FET), and a bus capacitor. The transformer may include a primary window and a secondary window, where the primary winding of the transformer of the power converter circuit may be coupled in series with the semiconductor switch and the secondary winding may be coupled in series with the bus capacitor. The power converter circuit may generate a drive signal VDR for driving the semiconductor switch based on a comparison of a magnitude of a primary current of the transformer to a threshold voltage VTH (e.g., DC voltage). The magnitude of the threshold voltage VTH may be set based on an instantaneous magnitude of the AC line voltage VAC. In some examples, the power converter circuit (e.g., the
flyback control circuit 540 of the power converter circuit 500) may include a comparator for performing this comparison. The comparator may receive a sense voltage (e.g., the sense voltage VSNS) at a negative input that indicates the magnitude of the primary current, and receive the threshold voltage VTH at a positive input. The output of the comparator may be coupled to a gate of the semiconductor switch via a gate drive circuit. When the magnitude of the sense voltage is less than the magnitude of the threshold voltage VTH, the comparator may drive the output high to cause the gate drive circuit to render the semiconductor switch conductive. When the magnitude of the primary current increases to a point when the magnitude of the sense voltage is greater than or equal to the threshold voltage VTH, the comparator may drive the output low to cause the gate drive circuit to render the semiconductor switch non-conductive. Further, it should be appreciated that in some examples, the power converter circuit may not include a comparator and the control circuit may perform the comparison of the magnitude of the primary current of the transformer to the threshold voltage digitally (e.g., executed in theprocessor 541 of the flyback control circuit 540). - When the
procedure 800 begins, the semiconductor switch of the power converter circuit may be rendered non-conductive and a bus voltage VBUS of the bus capacitor of the power converter circuit may be decreasing. At 802, the control circuit may determine whether the magnitude of the bus voltage VBUS is less than or equal to a minimum bus voltage threshold VB-MIN (e.g., approximately 9 volts). The control circuit may receive a bus voltage feedback signal VB-FB from the power converter circuit that indicates the present magnitude of the bus voltage VBUS. If the control circuit determines that the magnitude of the bus voltage VBUS is greater than the minimum bus voltage threshold VB-MIN, the control circuit may wait at 804 and then return to 802. Once the magnitude of the bus voltage VBUS decreases to or below the minimum bus voltage threshold VB-MIN, the control circuit may enable the converter circuit at 805. The control circuit may enable the power converter circuit (e.g., the flyback converter circuit 530) by actively turning the semiconductor switch on and off to increase the magnitude of the bus voltage VBUS. The control circuit may then determine the instantaneous magnitude of the AC line voltage VAC at 806. The control circuit may receive an AC-magnitude signal that indicates an instantaneous magnitude of the AC line voltage VAC. - At 808, the control circuit may set the magnitude of the threshold voltage VTH provided to the positive input of the comparator based on the magnitude of the AC line voltage VAC. For example, the control circuit may set the magnitude of the threshold voltage VTH as a function of the instantaneous magnitude of the AC line voltage VAC (e.g., VTH=VAC 2/α), where α is a predetermined constant. At 810, the control circuit may determine whether the bus voltage VBUS is greater than or equal to a maximum bus voltage threshold VB-MAX (e.g., approximately 11 volts). If the control circuit determines that the bus voltage VBUS is less than the maximum bus voltage threshold VB-MAX at 810, the control procedure may return to 806. When the control circuit returns to 806, the control circuit may adjust the magnitude of the threshold voltage VTH between a minimum threshold voltage VTH-MIN and a maximum threshold voltage VTH-MAX based on the instantaneous magnitude of the AC line voltage VAC at 806 and 808. In some examples, the control circuit may update the magnitude of the threshold voltage VTH each cycle of the power converter circuit. That is, the control circuit may repeat the loop from 806, to 808, to 810, and back to 806 each cycle of the power converter circuit. In some examples, the magnitude of the threshold voltage VTH may increase from the beginning of the half-cycle until approximately the peak of the AC line voltage VAC and then begin to decrease until the end of the half-cycle.
- When the power converter circuit is enabled during the standby mode using a variable threshold voltage VTH that is based on the instantaneous magnitude of the AC line voltage VAC, the control circuit may control the generation of the drive signal VDR such that the power converter circuit appears as a resistive load to the AC power source. That is, the magnitude of the threshold voltage VTH may be a function of the magnitude of the AC line voltage VAC, and the peak magnitudes of the primary current IPRI may take on a sinusoidal shape (e.g., as shown in
FIG. 9 ), which causes the power converter circuit to appear as a resistive load to the AC power source. - Finally, when the magnitude of the bus voltage VBUS is equal to or greater than the maximum bus voltage threshold VB-MAX at 810, the control circuit may disable the power converter circuit by disabling the comparator in order to render the semiconductor switch non-conductive at 812 and the
procedure 800 may exit. For example, the control circuit may disable the power converter by setting the threshold voltage VTH to zero volts. After exiting theprocedure 800, the control circuit may repeat theprocedure 800 if, for example, the power converter circuit is still operating in the standby mode.
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18/089,405 US11924939B2 (en) | 2020-03-31 | 2022-12-27 | Power converter circuit for a lighting device |
US18/430,386 US20240215131A1 (en) | 2020-03-31 | 2024-02-01 | Power converter circuit for a lighting device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US202063003165P | 2020-03-31 | 2020-03-31 | |
US202063108100P | 2020-10-30 | 2020-10-30 | |
US17/219,071 US11553572B2 (en) | 2020-03-31 | 2021-03-31 | Power converter circuit for a lighting device |
US18/089,405 US11924939B2 (en) | 2020-03-31 | 2022-12-27 | Power converter circuit for a lighting device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/219,071 Continuation US11553572B2 (en) | 2020-03-31 | 2021-03-31 | Power converter circuit for a lighting device |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US18/430,386 Continuation US20240215131A1 (en) | 2020-03-31 | 2024-02-01 | Power converter circuit for a lighting device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20230127856A1 true US20230127856A1 (en) | 2023-04-27 |
US11924939B2 US11924939B2 (en) | 2024-03-05 |
Family
ID=75639991
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/219,071 Active 2041-07-28 US11553572B2 (en) | 2020-03-31 | 2021-03-31 | Power converter circuit for a lighting device |
US18/089,405 Active US11924939B2 (en) | 2020-03-31 | 2022-12-27 | Power converter circuit for a lighting device |
US18/430,386 Pending US20240215131A1 (en) | 2020-03-31 | 2024-02-01 | Power converter circuit for a lighting device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/219,071 Active 2041-07-28 US11553572B2 (en) | 2020-03-31 | 2021-03-31 | Power converter circuit for a lighting device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US18/430,386 Pending US20240215131A1 (en) | 2020-03-31 | 2024-02-01 | Power converter circuit for a lighting device |
Country Status (6)
Country | Link |
---|---|
US (3) | US11553572B2 (en) |
EP (1) | EP4129009A1 (en) |
CN (1) | CN115669224A (en) |
CA (1) | CA3174218A1 (en) |
MX (1) | MX2022012206A (en) |
WO (1) | WO2021202729A1 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111901933B (en) * | 2020-09-16 | 2022-07-08 | 英飞特电子(杭州)股份有限公司 | LED drive circuit |
CA3223033A1 (en) * | 2021-07-15 | 2023-01-19 | Ari L. FOX | Power supply device with over-power protection |
CN220173440U (en) * | 2023-02-21 | 2023-12-12 | 梁剑华 | Multifunctional dimming power supply circuit for LED light source |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130241428A1 (en) * | 2010-09-27 | 2013-09-19 | Mitsubishi Chemical Corporation | Led illumination apparatus and led illumination system |
US8614551B2 (en) * | 2011-03-23 | 2013-12-24 | Hangzhou Silergy Semiconductor Technology LTD | SCR dimming circuit and method |
US20140159616A1 (en) * | 2012-12-10 | 2014-06-12 | Iwatt Inc. | Adaptive holding current control for led dimmer |
US9125270B2 (en) * | 2012-03-13 | 2015-09-01 | Fremont Micro Devices (Sz) Limited | LED dimming device and LED dimming and driving circuit |
US20150271882A1 (en) * | 2014-03-20 | 2015-09-24 | Cirrus Logic, Inc. | Led (light-emitting diode) string derived controller power supply |
US10874006B1 (en) * | 2019-03-08 | 2020-12-22 | Abl Ip Holding Llc | Lighting fixture controller for controlling color temperature and intensity |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7902771B2 (en) * | 2006-11-21 | 2011-03-08 | Exclara, Inc. | Time division modulation with average current regulation for independent control of arrays of light emitting diodes |
JP2009200146A (en) * | 2008-02-20 | 2009-09-03 | Sharp Corp | Led drive circuit and led illumination apparatus using it |
TWI397348B (en) * | 2008-12-31 | 2013-05-21 | Delta Electronics Inc | Light source driving circuit |
CN101835314B (en) * | 2010-05-19 | 2013-12-04 | 成都芯源系统有限公司 | LED drive circuit with dimming function and lamp |
CN102412727B (en) * | 2011-11-25 | 2014-02-19 | 成都芯源系统有限公司 | Switching power supply, control circuit thereof and dimming method |
US9332598B1 (en) | 2013-08-20 | 2016-05-03 | Ketra, Inc. | Interference-resistant compensation for illumination devices having multiple emitter modules |
US9769899B2 (en) | 2014-06-25 | 2017-09-19 | Ketra, Inc. | Illumination device and age compensation method |
DE102014111085A1 (en) * | 2013-08-20 | 2015-02-26 | Panasonic Corporation | Illumination assembly and lighting device using the same |
US9736895B1 (en) | 2013-10-03 | 2017-08-15 | Ketra, Inc. | Color mixing optics for LED illumination device |
KR20150087598A (en) * | 2014-01-22 | 2015-07-30 | 삼성전기주식회사 | Power supply |
CN103944374A (en) * | 2014-04-25 | 2014-07-23 | 矽力杰半导体技术(杭州)有限公司 | PFC constant-voltage driving control circuit for primary side feedback and control method |
US9392663B2 (en) | 2014-06-25 | 2016-07-12 | Ketra, Inc. | Illumination device and method for controlling an illumination device over changes in drive current and temperature |
US9392660B2 (en) | 2014-08-28 | 2016-07-12 | Ketra, Inc. | LED illumination device and calibration method for accurately characterizing the emission LEDs and photodetector(s) included within the LED illumination device |
US9485813B1 (en) | 2015-01-26 | 2016-11-01 | Ketra, Inc. | Illumination device and method for avoiding an over-power or over-current condition in a power converter |
CN104779799B (en) * | 2015-04-28 | 2017-05-31 | 矽力杰半导体技术(杭州)有限公司 | Control circuit, control method and apply its inverse excitation type converter |
US9565731B2 (en) * | 2015-05-01 | 2017-02-07 | Lutron Electronics Co., Inc. | Load control device for a light-emitting diode light source |
CN107995736B (en) * | 2017-12-15 | 2020-06-09 | 矽力杰半导体技术(杭州)有限公司 | LED drive circuit, power converter and control method |
-
2021
- 2021-03-31 MX MX2022012206A patent/MX2022012206A/en unknown
- 2021-03-31 US US17/219,071 patent/US11553572B2/en active Active
- 2021-03-31 WO PCT/US2021/025169 patent/WO2021202729A1/en active Application Filing
- 2021-03-31 EP EP21720903.0A patent/EP4129009A1/en active Pending
- 2021-03-31 CN CN202180038035.2A patent/CN115669224A/en active Pending
- 2021-03-31 CA CA3174218A patent/CA3174218A1/en active Pending
-
2022
- 2022-12-27 US US18/089,405 patent/US11924939B2/en active Active
-
2024
- 2024-02-01 US US18/430,386 patent/US20240215131A1/en active Pending
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130241428A1 (en) * | 2010-09-27 | 2013-09-19 | Mitsubishi Chemical Corporation | Led illumination apparatus and led illumination system |
US8614551B2 (en) * | 2011-03-23 | 2013-12-24 | Hangzhou Silergy Semiconductor Technology LTD | SCR dimming circuit and method |
US9125270B2 (en) * | 2012-03-13 | 2015-09-01 | Fremont Micro Devices (Sz) Limited | LED dimming device and LED dimming and driving circuit |
US20140159616A1 (en) * | 2012-12-10 | 2014-06-12 | Iwatt Inc. | Adaptive holding current control for led dimmer |
US20150271882A1 (en) * | 2014-03-20 | 2015-09-24 | Cirrus Logic, Inc. | Led (light-emitting diode) string derived controller power supply |
US10874006B1 (en) * | 2019-03-08 | 2020-12-22 | Abl Ip Holding Llc | Lighting fixture controller for controlling color temperature and intensity |
Also Published As
Publication number | Publication date |
---|---|
MX2022012206A (en) | 2022-12-15 |
US11553572B2 (en) | 2023-01-10 |
WO2021202729A1 (en) | 2021-10-07 |
US20240215131A1 (en) | 2024-06-27 |
CA3174218A1 (en) | 2021-10-07 |
EP4129009A1 (en) | 2023-02-08 |
CN115669224A (en) | 2023-01-31 |
US20210307142A1 (en) | 2021-09-30 |
US11924939B2 (en) | 2024-03-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11924939B2 (en) | Power converter circuit for a lighting device | |
US11399418B2 (en) | Lighting device having an interim operable state | |
US11743985B2 (en) | Color temperature control of a lighting device | |
US11725809B2 (en) | Wireless controllable lighting device | |
US11991800B2 (en) | Controllable lighting device | |
JP2009302008A (en) | Lighting apparatus | |
US12072068B2 (en) | Light source having multiple differently-colored emitters | |
US11818819B1 (en) | Calibration procedure for a light-emitting diode light source | |
US20240206042A1 (en) | Method of generating a bus voltage for powering lighting devices | |
WO2019126584A1 (en) | Dimmer interface having reduced power consumption |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: EX PARTE QUAYLE ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO EX PARTE QUAYLE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |