US20230010934A1 - Semiconductor device structure and methods of forming the same - Google Patents
Semiconductor device structure and methods of forming the same Download PDFInfo
- Publication number
- US20230010934A1 US20230010934A1 US17/584,306 US202217584306A US2023010934A1 US 20230010934 A1 US20230010934 A1 US 20230010934A1 US 202217584306 A US202217584306 A US 202217584306A US 2023010934 A1 US2023010934 A1 US 2023010934A1
- Authority
- US
- United States
- Prior art keywords
- layer
- semiconductor
- semiconductor layer
- bulk
- sti
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 349
- 238000000034 method Methods 0.000 title claims description 82
- 239000000758 substrate Substances 0.000 claims abstract description 86
- 125000006850 spacer group Chemical group 0.000 claims abstract description 75
- 239000012212 insulator Substances 0.000 claims abstract description 49
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical group [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 74
- 229910052710 silicon Inorganic materials 0.000 claims description 74
- 239000010703 silicon Substances 0.000 claims description 74
- 239000000463 material Substances 0.000 claims description 34
- 238000002955 isolation Methods 0.000 claims description 9
- 230000005669 field effect Effects 0.000 claims description 6
- 229910044991 metal oxide Inorganic materials 0.000 claims description 4
- 150000004706 metal oxides Chemical class 0.000 claims description 4
- 239000010410 layer Substances 0.000 description 394
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 18
- 239000002019 doping agent Substances 0.000 description 12
- 229910052814 silicon oxide Inorganic materials 0.000 description 12
- 238000002513 implantation Methods 0.000 description 11
- 229910052581 Si3N4 Inorganic materials 0.000 description 10
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 10
- 239000003989 dielectric material Substances 0.000 description 10
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 10
- 238000004519 manufacturing process Methods 0.000 description 9
- 239000001301 oxygen Substances 0.000 description 9
- 229910052760 oxygen Inorganic materials 0.000 description 9
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 8
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 8
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 7
- 238000005229 chemical vapour deposition Methods 0.000 description 7
- 238000000151 deposition Methods 0.000 description 7
- 229910052732 germanium Inorganic materials 0.000 description 7
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 7
- 229920002120 photoresistant polymer Polymers 0.000 description 7
- 238000000231 atomic layer deposition Methods 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 6
- 238000004140 cleaning Methods 0.000 description 6
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 6
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 6
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 5
- 150000002500 ions Chemical class 0.000 description 5
- 229910010271 silicon carbide Inorganic materials 0.000 description 5
- 229910001868 water Inorganic materials 0.000 description 5
- XPDWGBQVDMORPB-UHFFFAOYSA-N Fluoroform Chemical compound FC(F)F XPDWGBQVDMORPB-UHFFFAOYSA-N 0.000 description 4
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 4
- 229910021417 amorphous silicon Inorganic materials 0.000 description 4
- 238000000576 coating method Methods 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 238000005530 etching Methods 0.000 description 4
- 238000004381 surface treatment Methods 0.000 description 4
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 description 3
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 3
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 3
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 3
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 3
- KXNLCSXBJCPWGL-UHFFFAOYSA-N [Ga].[As].[In] Chemical compound [Ga].[As].[In] KXNLCSXBJCPWGL-UHFFFAOYSA-N 0.000 description 3
- 239000011248 coating agent Substances 0.000 description 3
- -1 e.g. Substances 0.000 description 3
- 239000011737 fluorine Substances 0.000 description 3
- 229910052731 fluorine Inorganic materials 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- QPJSUIGXIBEQAC-UHFFFAOYSA-N n-(2,4-dichloro-5-propan-2-yloxyphenyl)acetamide Chemical compound CC(C)OC1=CC(NC(C)=O)=C(Cl)C=C1Cl QPJSUIGXIBEQAC-UHFFFAOYSA-N 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229920000642 polymer Polymers 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- 239000004215 Carbon black (E152) Substances 0.000 description 2
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 2
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 239000006117 anti-reflective coating Substances 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 239000005380 borophosphosilicate glass Substances 0.000 description 2
- 229910017052 cobalt Inorganic materials 0.000 description 2
- 239000010941 cobalt Substances 0.000 description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- RWRIWBAIICGTTQ-UHFFFAOYSA-N difluoromethane Chemical compound FCF RWRIWBAIICGTTQ-UHFFFAOYSA-N 0.000 description 2
- 238000001035 drying Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000005350 fused silica glass Substances 0.000 description 2
- VTGARNNDLOTBET-UHFFFAOYSA-N gallium antimonide Chemical compound [Sb]#[Ga] VTGARNNDLOTBET-UHFFFAOYSA-N 0.000 description 2
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 description 2
- 238000010884 ion-beam technique Methods 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 239000002105 nanoparticle Substances 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 239000005360 phosphosilicate glass Substances 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 229910052594 sapphire Inorganic materials 0.000 description 2
- 239000010980 sapphire Substances 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- ITWBWJFEJCHKSN-UHFFFAOYSA-N 1,4,7-triazonane Chemical compound C1CNCCNCCN1 ITWBWJFEJCHKSN-UHFFFAOYSA-N 0.000 description 1
- 229910017150 AlTi Inorganic materials 0.000 description 1
- 241000252506 Characiformes Species 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- 229910005540 GaP Inorganic materials 0.000 description 1
- 229910005542 GaSb Inorganic materials 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- VEXZGXHMUGYJMC-UHFFFAOYSA-N Hydrochloric acid Chemical compound Cl VEXZGXHMUGYJMC-UHFFFAOYSA-N 0.000 description 1
- 229910000673 Indium arsenide Inorganic materials 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910004200 TaSiN Inorganic materials 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- VJFOQKOUHKDIGD-UHFFFAOYSA-N [GeH3][SiH3] Chemical compound [GeH3][SiH3] VJFOQKOUHKDIGD-UHFFFAOYSA-N 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- AUCDRFABNLOFRE-UHFFFAOYSA-N alumane;indium Chemical compound [AlH3].[In] AUCDRFABNLOFRE-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- 230000003667 anti-reflective effect Effects 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- ISQINHMJILFLAQ-UHFFFAOYSA-N argon hydrofluoride Chemical compound F.[Ar] ISQINHMJILFLAQ-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 239000002041 carbon nanotube Substances 0.000 description 1
- 229910021393 carbon nanotube Inorganic materials 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000002860 competitive effect Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 229910021419 crystalline silicon Inorganic materials 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 239000008367 deionised water Substances 0.000 description 1
- 229910021641 deionized water Inorganic materials 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- VXGHASBVNMHGDI-UHFFFAOYSA-N digermane Chemical compound [Ge][Ge] VXGHASBVNMHGDI-UHFFFAOYSA-N 0.000 description 1
- 238000010790 dilution Methods 0.000 description 1
- 239000012895 dilution Substances 0.000 description 1
- PZPGRFITIJYNEJ-UHFFFAOYSA-N disilane Chemical compound [SiH3][SiH3] PZPGRFITIJYNEJ-UHFFFAOYSA-N 0.000 description 1
- 238000010894 electron beam technology Methods 0.000 description 1
- 238000000609 electron-beam lithography Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 229910000078 germane Inorganic materials 0.000 description 1
- QUZPNFFHZPRKJD-UHFFFAOYSA-N germane Chemical compound [GeH4] QUZPNFFHZPRKJD-UHFFFAOYSA-N 0.000 description 1
- 229910052986 germanium hydride Inorganic materials 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000007654 immersion Methods 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 229920000592 inorganic polymer Polymers 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 239000000395 magnesium oxide Substances 0.000 description 1
- CPLXHLVBOLITMK-UHFFFAOYSA-N magnesium oxide Inorganic materials [Mg]=O CPLXHLVBOLITMK-UHFFFAOYSA-N 0.000 description 1
- AXZKOIWUVFPNLO-UHFFFAOYSA-N magnesium;oxygen(2-) Chemical compound [O-2].[Mg+2] AXZKOIWUVFPNLO-UHFFFAOYSA-N 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 239000002135 nanosheet Substances 0.000 description 1
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 1
- 229910021334 nickel silicide Inorganic materials 0.000 description 1
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 description 1
- JMANVNJQNLATNU-UHFFFAOYSA-N oxalonitrile Chemical compound N#CC#N JMANVNJQNLATNU-UHFFFAOYSA-N 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 238000005240 physical vapour deposition Methods 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 239000002243 precursor Substances 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 229910000077 silane Inorganic materials 0.000 description 1
- 239000005368 silicate glass Substances 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 125000000123 silicon containing inorganic group Chemical group 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 239000000243 solution Substances 0.000 description 1
- 241000894007 species Species 0.000 description 1
- 238000005507 spraying Methods 0.000 description 1
- RJAVVKVGAZUUIE-UHFFFAOYSA-N stibanylidynephosphane Chemical compound [Sb]#P RJAVVKVGAZUUIE-UHFFFAOYSA-N 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 229910003468 tantalcarbide Inorganic materials 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 1
- TXEYQDLBPFQVAA-UHFFFAOYSA-N tetrafluoromethane Chemical compound FC(F)(F)F TXEYQDLBPFQVAA-UHFFFAOYSA-N 0.000 description 1
- 238000007669 thermal treatment Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- VEDJZFSRVVQBIL-UHFFFAOYSA-N trisilane Chemical compound [SiH3][SiH2][SiH3] VEDJZFSRVVQBIL-UHFFFAOYSA-N 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76283—Lateral isolation by refilling of trenches with dielectric material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
- H01L27/1207—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI combined with devices in contact with the semiconductor body, i.e. bulk/SOI hybrid circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
Definitions
- SOI silicon-on-insulator
- CMOS complementary metal-oxide-semiconductor
- MOSFETs metal-oxide semiconductor field-effect transistors
- FIGS. 1 A- 8 A are cross-sectional side views of various stages of manufacturing a semiconductor device structure according to embodiments of the present disclosure.
- FIGS. 1 B- 8 B are top views of various stages of manufacturing the semiconductor device structure according to embodiments of the present disclosure.
- FIGS. 7 C- 7 E are cross-sectional views of the semiconductor device structure showing a second STI with different heights, in accordance with some embodiments.
- FIG. 9 is a cross-sectional side view of various stages of manufacturing a semiconductor device structure according to embodiments of the present disclosure.
- FIG. 10 is a flowchart of a method for manufacturing a semiconductor device structure according to embodiments of the present disclosure.
- first and second features are formed in direct contact
- additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
- present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- spatially relative terms such as “beneath,” “below,” “lower,” “above,” “over,” “on,” “top,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
- the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
- the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- FIGS. 1 A- 8 A and 9 are cross-sectional side views of various stages of manufacturing a semiconductor device structure 100 according to a flowchart of a method 1000 shown in FIG. 10 .
- FIGS. 1 B- 8 B are top views of various stages of manufacturing the semiconductor device structure 100 according to the method 1000 of FIG. 10 . It is understood that additional operations can be provided before, during, and after processes shown by FIGS. 1 A- 1 B to 8 A- 8 B and 9 , and some of the operations described below can be replaced or eliminated, or be executed in parallel for additional embodiments of the method.
- a semiconductor device structure 100 including a silicon-on-insulator (SOI) structure 102 and a patterned mask layer 104 formed on the SOI structure 102 is provided, as shown in FIGS. 1 A and 1 B .
- the semiconductor device structure 100 may be a part of a substrate, wafer, or integrated chip.
- the SOI structure 102 generally includes a semiconductor substrate 106 , an insulator layer 108 formed over the semiconductor substrate 106 , and a semiconductor layer 110 formed over the insulator layer 108 .
- the semiconductor substrate 106 may include or be formed of a crystalline semiconductor material such as, but not limited to silicon (Si), germanium (Ge), silicon germanium (SiGe), gallium arsenide (GaAs), indium antimonide (InSb), gallium phosphide (GaP), gallium antimonide (GaSb), indium aluminum arsenide (InAlAs), indium gallium arsenide (InGaAs), gallium antimony phosphide (GaSbP), gallium arsenic antimonide (GaAsSb), and indium phosphide (InP).
- silicon silicon
- germanium germanium
- SiGe silicon germanium
- SiGe silicon germanium
- GaAs gallium arsenide
- InSb gallium phosphide
- GaSb gallium antimonide
- InAlAs indium aluminum arsenide
- InGaAs indium gallium arsenide
- the insulator layer 108 may be a continuous buried insulating layer and may include or be formed of, for example, silicon dioxide (SiO 2 ), silicon nitride (Si 3 N 4 ), aluminum oxide, magnesium oxide, and/or other suitable dielectric materials. In some embodiments, the insulator layer 108 is a multilayer structure including two or more different materials discussed herein. The insulator layer 108 may have a thickness in a range of about 20 nanometers (nm) to about 400 nm.
- the semiconductor layer 110 may include or be formed of a semiconductor material suitable for use as a channel of a metal-oxide-semiconductor field-effect transistor (MOSFET), such as at least one of a group IV material, e.g., silicon, SiGe, germanium, or an array of carbon nanotubes; a III-V material such as gallium arsenide, indium arsenide, indium gallium arsenide, indium phosphide, gallium nitride, indium antimonide, gallium antimonide, gallium phosphide; or a II-VI material, and mixtures or alloys including one or more of the aforementioned materials.
- MOSFET metal-oxide-semiconductor field-effect transistor
- the semiconductor layer 110 and the semiconductor substrate 106 may include n-type or p-type dopants, depending on the application.
- the semiconductor layer 110 may have a resistivity in a range of about 100 ohm/square to about 1000 ohm/square.
- the semiconductor layer 110 may have a dopant concentration 2 ⁇ 10 13 atoms/cm 3 to about 5 ⁇ 10 22 atoms/cm 3 .
- the semiconductor layer 110 and the semiconductor substrate 106 may include the same material.
- the semiconductor layer 110 and the semiconductor substrate 106 may include different materials.
- the semiconductor layer 110 may have a thickness of about 10 nm to about 200 nm.
- Portions of the semiconductor layer 110 may serve as channel regions in the subsequently formed MOSFET device at a silicon-on-insulator (SOI) region 103 .
- Thinner semiconductor layer 110 can provide better electrostatic channel control, leading to reduced source-to-drain leakage and reduced short channel effects.
- the SOI structure 102 may be fabricated using a separation by implantation of oxygen (SIMOX) process where oxygen ions are implanted into a silicon substrate at a desired depth to form a buried oxide (BOX) thin film, followed by an anneal process in an inert environment with a small amount of oxygen to convert the oxygen-implanted region of the substrate to silica.
- SIMOX separation by implantation of oxygen
- BOX buried oxide
- Other suitable technique such as a wafer bonding process, may also be used to form the SOI structure 102 .
- the mask layer 104 is formed over the semiconductor layer 110 .
- the mask layer 104 may be any suitable masking material, such as a photoresist layer, a BARC (bottom anti-reflective coating) layer, a SOG (spin-on-glass) layer, or a SOC (spin-on-carbon) layer.
- the mask layer 104 is a multi-layer resist, such as a tri-layer resist layer including a bottom layer, a middle layer formed over the bottom layer, and a photoresist layer formed over the middle layer.
- the bottom layer may be a bottom anti-reflective coating (BARC) layer and may include or be a carbon backbone polymer or a silicon-free material formed by a spin-on coating process, a CVD process, a FCVD process, or any suitable deposition technique.
- BARC bottom anti-reflective coating
- the middle layer may be a composition that provides anti-reflective properties and/or hard mask properties for a photolithography process. The middle layer provides etching selectivity from the bottom layer and the photoresist layer.
- the middle layer may include or be amorphous silicon, silicon carbide, silicon nitride, silicon oxynitride, silicon oxide, a silicon-containing inorganic polymer, or any combination thereof.
- the photoresist layer may include or be a DUV resist (KrF) resist, an argon fluoride (ArF) resist, an EUV resist, an electron beam (e-beam) resist, or an ion beam resist.
- KrF DUV resist
- ArF argon fluoride
- EUV EUV resist
- e-beam electron beam resist
- ion beam resist ion beam resist.
- Portions of the bottom layer, the middle layer, and the photoresist layer are removed by one or more photolithographic processes to form patterned mask layer 104 .
- openings 105 are formed in the mask layer 104 , and a portion of semiconductor layer 110 is exposed. For ease of illustration, only one opening 105 is shown in FIGS. 1 A and 1 B .
- the exposed portion of the semiconductor layer 110 defines a bulk silicon region upon which a MOSFET device is to be formed.
- the portion of the semiconductor layer 110 covered by the patterned mask layer 104 defines one or more SOI regions.
- FIGS. 1 A and 1 B show one exemplary embodiment where the mask layer 104 is patterned to define a bulk silicon region 101 .
- the bulk silicon region 101 is surrounded by a SOI region 103 , which is defined by the portion of the semiconductor layer 110 covered by the patterned mask layer 104 . While not shown in scale in some figures, it is contemplated that the bulk silicon region 101 and the SOI region 103 may be adjacent to each other as shown in FIGS.
- first MOSFET device may be fabricated on the bulk silicon region 101 of the semiconductor device structure 100 and a second MOSFET device may be fabricated on the SOI region 103 of the semiconductor device structure 100 .
- the first MOSFET device is an n-type MOSFET device and the second MOSFET device is a p-type MOSFET.
- the first MOSFET device is an p-type MOSFET device and the second MOSFET device is a n-type MOSFET. In yet another embodiment, both the first and second MOSFET devices are n-type MOSFET devices or p-type MOSFET devices.
- implementations of some aspects of the present disclosure may be used in other processes and/or in other devices, such as FinFETs, nanosheet channel FETs, Horizontal Gate All Around (HGAA) FETs, Vertical Gate All Around (VGAA) FETs, and other suitable devices.
- FinFETs FinFETs
- HGAA Horizontal Gate All Around
- VGAA Vertical Gate All Around
- the semiconductor device structure 100 may use silicon-on-sapphire (SOS) substrate.
- SOS substrate may be formed by heteroepitaxial growth of silicon on crystalline or monocrystalline sapphire.
- the SOS substrate may be fabricated using chemical vapor deposition (CVD) or any suitable deposition technique.
- the pattern (e.g., opening 105 ) of the mask layer 104 is transferred to the semiconductor layer 110 and the insulator layer 108 , as shown in FIGS. 2 A and 2 B .
- the pattern is transferred to a portion of the semiconductor substrate 106 .
- FIGS. 2 A and 2 B show an exemplary embodiment where the opening 105 is transferred to the semiconductor layer 110 , the insulator layer 108 , and the semiconductor substrate 106 .
- the transferring of the opening 105 forms a trench 107 extending through the semiconductor layer 110 and the insulator layer 108 , and exposing a portion of the semiconductor substrate 106 .
- the transferring of the pattern may be performed by removing portions of the semiconductor layer 110 , the insulator layer 108 , and the semiconductor substrate 106 using one or more suitable etch processes, such as a dry etch, a wet etch, or a combination thereof.
- suitable etch processes such as a dry etch, a wet etch, or a combination thereof.
- the semiconductor substrate 106 and the semiconductor layer 110 may be etched by a reactive ion etch (RIE) process with etch process gases including a form of fluorine, such as CHF 3 , CF 4 , CH 2 F 2 , C 2 H 4 F 2 , SF 3 , SF 6 , the like, or a combination thereof.
- RIE reactive ion etch
- the insulator layer 108 may be etched by a dry etch process using an etchant including CF 4 , CHF 3 , or other fluorine-containing gas.
- the dry etch process may be anisotropic, such as a RIE process.
- the trench 107 is formed such that its diameter decreases in a direction away from the semiconductor layer 110 .
- the trench 107 may have an upper diameter having a width W1 and a bottom diameter having a width W2 that is less than the width W1.
- the exposed surface of the semiconductor substrate 106 may have a substantially flat surface as shown in FIG. 2 A .
- the exposed surface of the semiconductor substrate 106 may have a concave surface.
- the exposed surface of the semiconductor substrate 106 may have a convex upward surface.
- the trench 107 may have sharp corners at the bottom as shown in FIG. 2 A .
- the removal process may be adjusted so that the trench 107 is formed with smooth, rounded bottom corners at the sidewall portion of the trench 107 .
- an etch process using a fluoro-hydrocarbon based etching chemistry may be used to remove a portion of the semiconductor substrate 106 .
- the removal of the semiconductor substrate 106 may form polymer deposits at the sidewall portion of the trench 107 .
- the higher etch rate at the center portion of the trench 107 than the bottom corners prevent sharpening of the trench bottom corners while contributing to rounding of the polymer deposits at the bottom corners of the trench 107 .
- Suitable fluoro-hydrocarbon based etching chemistry may include, but is not limited to, CHF 3 , CH 2 F 2 , C 2 H 4 F 2 , or the like, or a combination thereof.
- the patterned mask layer 104 is removed using any suitable process, such as a dry etch, a wet etch, or a combination thereof.
- a cleaning process may be performed to remove residues from exposed surfaces of the semiconductor substrate 106 , the insulator layer 108 , and the semiconductor layer 110 .
- the cleaning process may be any suitable wet cleaning process including, for example, hydrofluoric acid (HF), standard clean 1 (SC1), and ozonated deionized water (DI 0 3 ).
- the cleaning process is performed by exposing the semiconductor device structure 100 to HF (1:500 dilution), followed by the DIO 3 rinsing and SC1 cleaning which may be a mixture of deionized (DI) water, ammonia hydroxide (NH 4 OH), and hydrogen peroxide (H 2 O 2 ).
- Other cleaning process such as an APM process, which includes at least water (H 2 O), NH 4 OH, and H 2 O 2 , a HPM process, which includes at least H 2 O, H 2 O 2 , and hydrogen chloride (HCl), a SPM process (also known as piranha clean), which includes at least H 2 O 2 and sulfuric acid (H 2 SO 4 ), or any combination thereof, may also be used.
- a spacer layer 112 is formed on the exposed surfaces of the semiconductor device structure 100 .
- the spacer layer 112 is conformally deposited in the trench 107 and on the exposed surfaces of the semiconductor substrate 106 , the insulator layer 108 , and the semiconductor layer 110 , as shown in FIGS. 3 A and 3 B .
- the semiconductor substrate 106 is shown in dotted lines since it is under the spacer layer 112 .
- the spacer layer 112 may be made of one or more layers of dielectric material.
- the spacer layer 112 may serve as a first shallow trench isolation (STI) for the semiconductor device structure 100 .
- STI shallow trench isolation
- Suitable dielectric materials may include, but are not limited to, silicon oxide (SiO 2 ), silicon nitride (Si 3 N 4 ), silicon carbide (SiC), silicon oxynitride (SiON), silicon carbon-nitride (SiCN), silicon oxycarbide (SiOC), silicon oxycarbonitride (SiOCN), or the like.
- the spacer layer 112 is a multi-layer structure include two or more layers of the dielectric material discussed herein.
- the spacer layer 112 includes a first layer 112 a in contact with the semiconductor substrate 106 , the insulator layer 108 , and the semiconductor layer 110 , a second layer 112 b formed on the first layer 112 a, a third layer 112 c formed on the second layer 112 b, and a fourth layer 112 d formed on the third layer 112 c.
- the spacer layer 112 may be formed by sequentially depositing blanket layers of the first, second, third, and fourth layers 112 a, 112 b, 112 c, 112 d using any suitable process such as atomic layer deposition (ALD), or other conformal deposition process.
- ALD atomic layer deposition
- the first, second, third, and fourth layers 112 a, 112 b, 112 c, 112 d may include the same or different material from each other.
- the first, second, third, and fourth layers 112 a , 112 b, 112 c, 112 d have substantially the same thickness.
- the second, third, and fourth layers 112 b, 112 c, 112 d have the same thickness, and the fourth layer 112 d has a thickness greater than the first layer 112 a.
- the second, third, and fourth layers 112 b, 112 c, 112 d have the same thickness, and the fourth layer 112 d has a thickness less than the first layer 112 a.
- the spacer layer 112 is a single layer, a bi-layer structure, or a tri-layer structure formed of any of the dielectric materials discussed herein.
- the first and second layers 112 a, 112 b may be formed of a dielectric material containing oxygen, the first layer 112 a has a first atomic percentage of oxygen, and the second layer 112 b has a second atomic percentage of oxygen greater than the first atomic percentage of oxygen.
- the third and fourth layers 112 c, 112 d may be formed of a dielectric material containing silicon, the third layer 112 c has a first atomic percentage of silicon, and the fourth layer 112 d has a second atomic percentage of silicon greater than the first atomic percentage of silicon.
- the first layer 112 a having a greater atomic percent of oxygen may be advantageous as it may serve to block current leakage flowing from source region through a bulk semiconductor layer 114 ( FIG. 9 ) and/or semiconductor layer 110 to neighboring drain region (or vice versa) when the gate is in an “off” state.
- the fourth layer 112 d having a greater atomic percent of silicon may be advantageous as it is to be in contact with the subsequent bulk semiconductor layer 114 (e.g., silicon) and thus can be used to support epitaxial silicon growth on the spacer layer 112 (e.g., fourth layer 112 d ).
- the first layer 112 a may include an oxynitride
- the second layer 112 b may include a nitride
- the third layer 112 c may include a carbide
- the fourth layer 112 d may include an oxide.
- the first layer 112 a may include an oxide
- the second layer 112 b may include a nitride
- the third layer 112 c may include a carbide
- the fourth layer 112 d may include an oxynitride.
- the first layer 112 a may include SiON
- the second layer 112 b may include Si 3 N 4
- the third layer 112 c may include SiC
- the fourth layer 112 d may include SiO 2
- the first layer 112 a may include SiO 2
- the second layer 112 b may include Si 3 N 4
- the third layer 112 c may include SiC
- the fourth layer 112 d may include SiON.
- the first layer 112 a may include SiO 2
- the second layer 112 b may include Si 3 N 4
- the third layer 112 c may include SiCN
- the fourth layer 112 d may include SiOCN.
- the first, second, third, and fourth layers 112 a, 112 b, 112 c, 112 d discussed herein may be formed in any order, depending on the application.
- portions of the spacer layer 112 are removed, as shown in FIGS. 4 A and 4 B .
- the removal of the portions of the spacer layer 112 may be performed by a dry etch, a wet etch, or a combination thereof.
- the portions of the spacer layer 112 is removed by an anisotropic etch process, such as RIE.
- the portions of the spacer layer 112 is removed by a wet etch using a solution of phosphoric acid (H 3 PO 4 ) or H 3 PO 4 and DHF (having a ratio of water to HF in a range from about 50:1 to about 500:1).
- the portions of the spacer layer 112 is removed using a wet etch discussed herein, followed by a dry etch using a fluorine-based chemistry, such as CF 4 , CHF 3 , CH 2 CH 3 F, or a combination thereof.
- a fluorine-based chemistry such as CF 4 , CHF 3 , CH 2 CH 3 F, or a combination thereof.
- the removal process is performed such that the etch rate over the horizontal surfaces is significantly greater than that of the vertical surfaces or sidewalls of the trench 107 .
- the spacer layer 112 is removed from horizontal surfaces of the semiconductor device structure 100 , such as the tops of the semiconductor layer 110 and the semiconductor substrate 106 , while the spacer layer 112 on vertical surfaces of the semiconductor device structure 100 , such as the exposed surfaces of the semiconductor layer 110 , the insulator layer 108 , and the semiconductor substrate 106 on the sidewall of the trench 107 , remain substantially intact or slightly etched.
- the removal of the portions of the spacer layer 112 reveals the semiconductor layer 110 and a portion of the semiconductor substrate 106 .
- the trench 107 is also revealed upon removal of the portions of the spacer 112 .
- the spacer layer 112 is formed with a top critical dimension (TCD) and a bottom critical dimension (BCD), and the TCD can be greater, smaller, or equal to the BCD. While the top surfaces of the semiconductor layer 110 and the spacer layer 112 (e.g., first, second, third, and fourth layers 112 a, 112 b, 112 c , 112 d ) are shown as substantially co-planar, in some embodiments the top surface of the spacer layer 112 may be at an elevation higher than that of the top surface of the semiconductor layer 110 .
- TCD top critical dimension
- BCD bottom critical dimension
- a bulk semiconductor layer 114 is formed on the exposed surfaces of the semiconductor device structure 100 , as shown in FIGS. 5 A and 5 B .
- the first, second, third, and fourth layers 112 a - 112 d are shown in dotted lines since they are under the bulk semiconductor layer 114 .
- the bulk semiconductor layer 114 may be formed on the exposed surfaces of the semiconductor layer 110 , the spacer layer 112 , and the semiconductor substrate 106 .
- the bulk semiconductor layer 114 fills the trench 107 and above the top surface of the semiconductor layer 110 to a predetermined thickness.
- the top surface of the bulk semiconductor layer 114 at the bulk silicon region 101 may have a height that is slightly lower than a height of the top surface of the bulk semiconductor layer 114 at the SOI region 103 due to the trench 107 .
- the bulk semiconductor layer 114 may be formed by an epitaxial growth process using CVD, ALD, or molecular beam epitaxy (MBE).
- the bulk semiconductor layer 114 may include or be formed of the same material as the semiconductor substrate 106 and/or the semiconductor layer 110 . In some embodiments, the bulk semiconductor layer 114 may include or be formed of a material different than the semiconductor substrate 106 and/or the semiconductor layer 110 . In some embodiments, the bulk semiconductor layer 114 may have n-type or p-type dopants, and the doping concentration of the bulk semiconductor layer 114 may be different from that of the semiconductor layer 110 . In one embodiment, the bulk semiconductor layer 114 is formed of silicon. In one embodiment, the bulk semiconductor layer 114 is formed of silicon germanium. In one embodiment, the bulk semiconductor layer 114 is formed of germanium.
- the bulk semiconductor layer 114 may have a resistivity in a range of about 100 ohm/square to about 1000 ohm/square.
- the bulk semiconductor layer 114 may have a dopant concentration 2 ⁇ 10 13 atoms/cm 3 to about 5 ⁇ 10 22 atoms/cm 3 .
- the resistivity of the bulk semiconductor layer 114 is different from that of the semiconductor layer 110 .
- the dopant concentration of the bulk semiconductor layer 114 is different from that of the semiconductor layer 110 .
- the crystalline semiconductor material of the semiconductor substrate 106 and the semiconductor layer 110 supports the epitaxial growth of the bulk semiconductor layer 114 thereon.
- the epitaxial growth of the bulk semiconductor layer 114 on the spacer layer 112 is achieved due to the greater silicon content in a portion of the spacer layer 112 (e.g., fourth layer 112 d ).
- the bulk semiconductor layer 114 may have poor epitaxial growth on the other portions of the spacer layer 112 (e.g., on exposed horizontal surfaces of the first, second, and third layers 112 a, 112 b, 112 c ), it is less of a concern since the bulk semiconductor layer 114 on the exposed horizontal surfaces of the first, second, and third layers 112 a, 112 b, 112 c is to be moved in the subsequent planarization process.
- an intermediate seed layer (not shown) may be deposited on the exposed surfaces of the semiconductor device structure 100 to allow growth of the bulk semiconductor layer 114 over the spacer layer 112 .
- the material of the intermediate seed layer is selected such that the subsequent bulk semiconductor layer 114 may directly deposit on the intermediate seed layer, thereby enabling the deposition of the bulk semiconductor layer 114 over the dielectric surfaces of the semiconductor device structure 100 , such as exposed silicon oxide surface of the spacer layer 112 .
- the intermediate seed layer may include or be formed of a silicon-containing material, such as silicon or silicon germanium.
- the intermediate seed layer may be formed by heating the semiconductor device structure 100 to a temperature of about 200 degrees Celsius to about 600 degrees Celsius, and exposing the exposed surfaces of the semiconductor device structure 100 to a precursor including at least a silicon source and a germanium source.
- Suitable silicon source may include, but is not limited to, silane (SiH 4 ), disilane (Si 2 H 6 ), trisilane (Si 3 H 8 ), tetrasilane (Si 4 H 10 ), or the like.
- Suitable germanium source may include, but is not limited to, germane (GeH 4 ), digermane (Ge 2 H 6 ), trigermane (Ge 3 H 8 ), or germylsilane (GeH 6 Si) or the like.
- the formation of the bulk semiconductor layer 114 may be performed in a CVD based reaction chamber.
- the silicon germanium seed layer allows the bulk semiconductor layer 114 , such as silicon, silicon germanium, or germanium, to be directly formed thereon, and thus enabling direct deposition of the bulk semiconductor layer 114 on the spacer layer 112 , as well as other semiconductive surfaces of the semiconductor device structure 100 , such as on the semiconductor layer 110 and the semiconductor substrate 106 .
- the exposed surfaces of the semiconductor device structure 100 may be subjected to a surface treatment.
- the surface treatment may form a material layer (not shown) to assist growth of the bulk semiconductor layer 114 on the spacer layer 112 .
- the material layer can be amorphous silicon.
- An exemplary surface treatment may include spraying or coating the exposed surfaces of the semiconductor layer 110 , the spacer layer 112 , and the semiconductor substrate 106 with nanoparticles, which may be amorphous silicon, crystalline silicon, polysilicon, or a combination thereof.
- the nanoparticles are then subjected to a thermal treatment (e.g., laser anneals, flash anneals, or the like) to form a thin layer of material layer on the exposed surfaces of the semiconductor layer 110 , the spacer layer 112 , and the semiconductor substrate 106 , thereby forming an amorphous silicon layer.
- a thermal treatment e.g., laser anneals, flash anneals, or the like
- Other material layer such as polycrystalline silicon, germanium, silicon germanium alloy, etc., may be used depending on the bulk semiconductor layer to be formed.
- the bulk semiconductor layer 114 is formed on the material layer. Therefore, the material layer is disposed between and in contact with the bulk semiconductor layer 114 and the underlying layers, such as the semiconductor layer 110 , the spacer layer 112 , and the semiconductor substrate 106 .
- a planarization operation such as a chemical mechanical polishing (CMP) process is performed on the semiconductor device structure 100 until the top surfaces of the spacer layer 112 and/or the semiconductor layer 110 is exposed, as shown in FIGS. 6 A and 6 B .
- the planarization operation may be a combination of the CMP process and a timed etch process (e.g., RIE).
- the CMP process may be performed to remove a portion of the bulk semiconductor layer 114 , followed by the timed etch process that selectively etches the bulk semiconductor layer 114 and stops on the spacer layer 112 .
- the top surfaces of the semiconductor layer 110 , the spacer layer 112 (e.g., first, second, third, and fourth layers 112 a, 112 b, 112 c, 112 d ), and the bulk semiconductor layer 114 are substantially co-planar.
- the timed etch process may be performed so that it over-etches a portion of the spacer layer 112 , resulting in the top surface of the spacer layer 112 at an elevation lower than a top surface of the bulk semiconductor layer 114 .
- the resulting bulk semiconductor layer 114 has a height H1 and the semiconductor layer 110 has a height H2 less than the height H1.
- the threshold voltage of the MOSFET devices changes with the thickness of active silicon layer (e.g., semiconductor layer 110 and bulk semiconductor layer 114 )
- the height ratio of H1 to H2 at different bulk silicon region 101 and the SOI region 103 can be adjusted to control the threshold voltage for various applications.
- the height ratio of H1 to H2 may be greater than 1 to 1 and less than 5 to 1, for example in a range of about 2:1 to about 4:1, such as about 3:1.
- the height H 1 may be in a range of about 30 nm to about 600 nm, and the height H2 may be in a range of about 10 nm to about 200 nm.
- the bulk semiconductor layer 114 may be etched back so that the top surface of the bulk semiconductor layer 114 is lower than the top surface of the spacer layer 112 .
- the etch back process may result in the top surfaces of the bulk semiconductor layer 114 and the semiconductor layer 110 at an elevation lower than the top surface of the spacer layer 112 .
- an etch back process may be performed such that the etchant removes the bulk semiconductor layer 114 with respect to the semiconductor layer 110 and the spacer layer 112 , resulting in the top surface the bulk semiconductor layer 114 at an elevation lower than the top surfaces of the semiconductor layer 110 and the spacer layer 112 .
- a portion of the semiconductor layer 110 is removed and a second STI 116 is formed in the semiconductor layer 110 at the SOI region 103 , as shown in FIGS. 7 A and 7 B .
- the second STI 116 is formed to surround the bulk silicon region 101 .
- the second STI 116 is formed to surround the bulk silicon region 101 and a portion of the SOI region 103 .
- the second STI may include or be made of a dielectric material, such as SiO 2 , Si 3 N 4 , SiC, SiON, SiCN, SiOC, SiOCN, or the like.
- the second STI 116 may include the same or different material than that of the first STI (i.e., spacer layer 112 ).
- the second STI 116 may be formed by using a STI mask (not shown).
- the STI mask may be made by first forming a hardmask layer on the semiconductor device structure 100 .
- the hardmask layer is formed on the top surfaces of the semiconductor layer 110 , the spacer layer (e.g., first, second, third, and fourth layers 112 a, 112 b, 112 c, 112 d ), and the bulk semiconductor layer 114 .
- the hardmask layer may include or be formed of an oxide, such as tetraethylorthosilicate (TEOS), un-doped silicate glass, or doped silicon oxide such as borophosphosilicate glass (BPSG), fused silica glass (FSG), phosphosilicate glass (PSG), boron doped silicon glass (BSG).
- TEOS tetraethylorthosilicate
- BPSG borophosphosilicate glass
- FSG fused silica glass
- PSG phosphosilicate glass
- BSG boron doped silicon glass
- the hardmask layer is patterned to form the STI mask.
- the STI mask exposes a portion of the semiconductor layer 110 at a predetermined area of the SOI region 103 , such as a peripheral area of the SOI region 103 . Portion of the semiconductor layer 110 is then removed by a removal process using the STI mask as an etch mask.
- the removal of the portion of the semiconductor layer 110 forms a trench 113 extending through the semiconductor layer 110 to expose a portion of the insulator layer 108 .
- the removal process may be a dry etch (e.g., RIE) or any suitable technique. In any case, the removal process is selective to the insulator layer 108 , which may serve as an etch stop layer.
- the STI mask is removed and the STI material is formed in the trench 113 to form the second STI 116 .
- a planarization process such as a CMP, is then performed on the semiconductor device structure 100 so that a top surface of the second STI 116 is substantially co-planar with the top surfaces of the semiconductor layer 110 , the spacer layer 112 , and the bulk semiconductor layer 114 .
- the spacer layer 112 is disposed between and in contact with the bulk semiconductor layer 114 and the semiconductor layer 110 , the insulator layer 108 , as well as the semiconductor substrate 106 .
- the first, second, third, and fourth layers 112 a, 112 b, 112 c, 112 d on a first side of the spacer layer 112 is in contact with the bulk semiconductor layer 114
- the first layer 112 a on a second side of the spacer layer 112 opposing the first side is in contact with the semiconductor layer 110 , the insulator layer 108 , and the semiconductor substrate 106 .
- the second STI 116 may be formed with an upper width and a bottom width that is less than the upper width. In some embodiments, the second STI 116 has sharp bottom corners at the sidewall portion of the trench 113 . Alternatively, the second STI 116 may have smooth, rounded bottom corners at the sidewall portion of the trench 113 .
- the resulting second STI 116 has a height H 3 measuring from a top of the second STI 116 to a bottom of the second STI 116 , and the spacer layer 112 (i.e., first STI) has a height H4 measuring from a top of the spacer layer 112 to a bottom of the spacer layer 112 , wherein the height H 4 is greater than the height H 3 .
- the height ratio of H 4 to H 3 may be greater than 1 to 1 and less than 5 to 1, for example in a range of about 1.5:1 to about 3:1. If the height ratio of H4 to H3 is greater than 5 to 1, the second STI 116 may not be sufficient to isolate the transistor device to be formed at the SOI region 103 . On the other hand, if the height ratio of H4 to H3 is less than 1 to 1, the manufacturing cost is increased without significant advantage.
- FIGS. 7 C- 7 E are cross-sectional views of the semiconductor device structure 100 showing a second STI with different heights, in accordance with some embodiments.
- a second STI 116 a is further extended through the insulator layer 108 and into the semiconductor substrate 106 .
- the second STI 116 a may extend a thickness into the semiconductor substrate 106 .
- the second STI 116 a has a height H5 measuring from a top of the second STI 116 a to a bottom of the second STI 116 a, wherein the height ratio of H5 to H4 (H5:H4) may be in a range of about 1:1 to about 5:1, for example about 2:1 to about 4:1.
- Having the second STI 116 a extended into the semiconductor substrate 106 may be advantageous as it and the spacer layer 112 (i.e., first STI) provides greater dielectric isolation around the transistor device to be formed at the SOI region 103 . As a result, the power consumption is reduced and the overall performance of the semiconductor device structure 100 is improved.
- the spacer layer 112 i.e., first STI
- the second STI is formed so that a top surface of the second STI is at an elevation higher than a top surface of the semiconductor layer 110 . In some embodiments, the second STI is formed so that the top surface of the second STI is at an elevation lower than a top surface of the semiconductor layer 110 . Such a height difference may be achieved through the CMP process to adjust center-to-edge removal rate, or through a selective etch back process.
- FIG. 7 D illustrates an embodiment where a second STI 116 b extends a thickness above the top surface of the semiconductor layer 110 .
- the second STI 116 b has a top surface at an elevation higher than the top surfaces of the semiconductor layer 110 , the spacer layer 112 , and the bulk semiconductor layer 114 .
- FIG. 7 E illustrates an embodiment where a second STI 116 c has a top surface of the second STI 116 c at an elevation lower than the top surfaces of the semiconductor layer 110 , the spacer layer 112 , and the bulk semiconductor layer 114 .
- one or more gate structures 118 are formed over the semiconductor device structure 100 , as shown in FIGS. 8 A and 8 B .
- at least one gate structure 118 is formed at the SOI region 103 between the second STI 116 and the spacer layer 112
- at least one gate structure 118 is formed at the bulk silicon region 101 .
- the gate structure 118 is formed over the semiconductor layer 110 and the bulk semiconductor layer 114 .
- the one or more gate structures 118 may extend along the Y direction.
- the gate structure 118 at the SOI region 103 extends along the Y direction so that a portion of the gate structure 118 is in contact with the second STI 116 .
- the gate structure 118 at the bulk silicon region 101 extends along the Y direction so that a portion of the gate structure 118 is in contact with the spacer layer 112 (e.g., first, second, third and fourth layers 112 a, 112 b, 112 c, 112 d ) and the second STI 116 .
- the spacer layer 112 e.g., first, second, third and fourth layers 112 a, 112 b, 112 c, 112 d
- Each gate structure 118 generally includes a gate dielectric layer 120 and a gate electrode layer 122 .
- the gate dielectric layer 120 may include or be formed of a dielectric material such as an oxygen-containing material or a nitrogen-containing material, a high-k dielectric material having a k value greater than that of silicon dioxide, or multilayers thereof, and can be deposited by CVD, PECVD, or ALD.
- the gate electrode layer 122 may include one or more layers of electrically conductive material, such as polysilicon, aluminum, copper, titanium, tantalum, tungsten, cobalt, molybdenum, tantalum nitride, nickel silicide, cobalt silicide, TiN, WN, AlTi, AlTiO, AltiC, AlTiN, TaCN, TaC, TaSiN, metal alloys, other suitable materials, and/or combinations thereof.
- the gate electrode layer 122 may be AlTiO, AlTiC, or a combination thereof.
- the gate electrode layer 122 may be AlTiO, AlTiC, AlTiN, or a combination thereof.
- the gate electrode layers 168 may be formed by PVD, CVD, ALD, electro-plating, or other suitable method.
- the gate dielectric layer 120 and the gate electrode layer 122 may be formed by sequentially depositing blanket layers of the gate dielectric layer 120 and the gate electrode layer 122 , followed by pattern and etch processes.
- the pattern process may include a lithography process (e.g., photolithography or e-beam lithography) which may further include photoresist coating (e.g., spin-on coating), soft baking, mask aligning, exposure, post-exposure baking, photoresist developing, rinsing, drying (e.g., spin-drying and/or hard baking), other suitable lithography techniques, and/or combinations thereof.
- the etch process may include dry etch (e.g., RIE), wet etch, other etch methods, and/or combinations thereof.
- a source/drain (S/D) implantation process is performed to form self-aligned S/D regions 126 in the semiconductor layer 110 and the bulk semiconductor layer 114 , respectively, as shown in FIG. 9 .
- the S/D regions 126 are formed by subjecting the SOI region 103 and the bulk silicon region 101 to the S/D implantation process.
- the S/D implantation process 125 may be performed using ion beam, plasma source ion immersion, or any other suitable techniques.
- the S/D implantation process is performed so that the ion species (dopants) are implanted into the semiconductor layer 110 and the bulk semiconductor layer 114 not covered by the gate structures 118 .
- the S/D implantation process may be a vertical implantation process (i.e., ion streams are substantially perpendicular to the surface of the layer to be implanted) and/or a tilted (angled) implantation process.
- the tilted implantation process allows the ion streams to be directed at an angle with respect to the top surfaces of the semiconductor layer 110 and the bulk semiconductor layer 114 .
- the implantation process may include p-type dopants, such as boron (B) or other suitable p-type dopants, or n- type dopants, such as phosphorus (P), arsenic (As), or other suitable n-type dopants.
- One of a pair of S/D regions 126 located on one side of the gate structure 118 can be a source (S) region, and the other of the pair of the S/D regions 126 located on the other side of the gate structure 118 can be a drain (D) region.
- the source region and the drain region are connected by a channel region (e.g., the semiconductor layer 110 or bulk semiconductor layer 114 ).
- a S/D region can be referred to as a source and/or a drain as the structures thereof are substantially the same.
- a gate spacer 124 is formed on opposing sidewalls of the gate structure 118 .
- the gate spacer 124 may include or be made of SiO 2 , Si 3 N 4 , SiC, SiON, SiCN, SiOC, SiOCN, and/or any combinations thereof, and can be formed by ALD or any suitable processes.
- the gate spacers 124 may be formed by conformally depositing one or more layers for the gate spacers 124 and anisotropically etching the one or more layers using, for example, RIE. In some embodiments, the gate spacer 124 may be formed on opposing sidewalls of the gate structure 118 prior to forming the S/D regions 126 .
- the semiconductor device structure 100 may further include lightly doped source/drain (LDD) regions 123 to minimize the hot carrier effect.
- the LDD regions 123 are disposed below the gate spacers 124 and between the channel region (e.g., the semiconductor layer 110 and the bulk semiconductor layer 114 ) and the S/D regions 126 .
- the LDD regions 123 may be formed as part of the S/D implantation process 125 or before the formation of the gate spacers 124 .
- the LDD regions 123 may be formed by implanting n-type or p-type dopants into the semiconductor layer 110 and the bulk semiconductor layer 114 , using the gate structures 118 as a mask so that the LDD regions 123 are substantially aligned with the edges of the gate structures 118 .
- the dopant concentration at the LDD regions 123 is less as compared to the S/D regions 126 .
- the semiconductor device structure 100 includes at least a first MOSFET device fabricated in the bulk silicon region 101 of the semiconductor device structure 100 and a second MOSFET device fabricated in the SOI region 103 of the semiconductor device structure 100 , wherein the first and second MOSFET devices share the same semiconductor substrate 106 .
- the first MOSFET device is an n-type MOSFET device and the second MOSFET device is a p-type MOSFET.
- the first MOSFET device is an p-type MOSFET device and the second MOSFET device is a n-type MOSFET.
- both the first and second MOSFET devices are both n-type MOSFET devices or p-type MOSFET devices.
- the semiconductor device structure 100 may undergo further manufacturing processes to form various features, such as a contact etch stop layer (CESL) formed on the S/D regions 126 and gate structures 118 , an interlayer dielectric (ILD) formed on the CESL, S/D contacts and gate contacts in electrical connection with the S/D regions 126 and gate electrode layer 122 , respectively, and an interconnection structure formed over the semiconductor device structure 100 for connecting the S/D contacts and gate contacts to power source such as positive voltage VDD or negative voltage VSS.
- CTL contact etch stop layer
- ILD interlayer dielectric
- Embodiments of the present disclosure provides an improved semiconductor device structure 100 comprising first metal-oxide-semiconductor field-effect transistor (MOSFET) device formed on a silicon-on-insulator (SOI) region and second MOSFET device formed on a bulk silicon region, wherein the SOI region and the bulk silicon region share the same semiconductor substrate.
- the first and second MOSFET devices have different active silicon layer thickness (e.g., semiconductor layer 110 and bulk semiconductor layer 114 ) to provide different device characteristics such as the threshold voltage for different applications.
- the first and second MOSFET devices on same semiconductor substrate can vary with different characteristics to serve as partially depleted SOI devices and/or full depleted bulk silicon devices.
- the first MOSFET device is separated from the second MOSFET device by a dielectric spacer layer, which and an insulator layer of the SOI provide full dielectric isolation for the first and second MOSFET devices at different regions and minimizes current leakage from source/drain junction to substrate.
- An embodiment is a semiconductor device structure.
- the semiconductor device structure includes a first MOSFET device disposed at a first region of a semiconductor substrate, the first MOSFET device comprises a bulk semiconductor layer contacting the semiconductor substrate, and the bulk semiconductor layer has a first height, a first gate structure disposed over the bulk semiconductor layer, and first S/D regions disposed in the bulk semiconductor layer on opposite sides of the first gate structure.
- the device structure includes a second MOSFET device disposed at a second region of the semiconductor substrate, the second MOSFET device comprises a semiconductor layer disposed over the semiconductor substrate, and the semiconductor layer has a second height different than the first height, a second gate structure disposed over the semiconductor layer, and second S/D regions disposed in the semiconductor layer on opposite sides of the second gate structure.
- the structure further includes an insulator layer disposed between and in contact with the semiconductor substrate and the semiconductor layer, and a spacer layer on the semiconductor substrate, the spacer layer isolating the first MOSFET device from the second MOSFET device, and a portion of the spacer layer is disposed between and in contact with the insulator layer and the bulk semiconductor layer.
- the semiconductor device structure includes a silicon substrate comprising a bulk silicon region and a silicon-on-insulator (SOI) region, a first shallow trench isolation (STI) disposed on the silicon substrate to isolate the bulk silicon region from the SOI region, a first metal oxide semiconductor field effect transistor (MOSFET) device disposed at the bulk silicon region, the first MOSFET device comprising a bulk semiconductor layer in contact with the silicon substrate, a second STI disposed to surround the first STI, a second MOSFET device disposed at the SOI region between the first STI and the second STI, the second MOSFET device comprising a semiconductor layer in contact with the first STI and the second STI, and an insulator layer disposed between and in contact with the semiconductor layer and the silicon substrate.
- SOI silicon-on-insulator
- STI shallow trench isolation
- MOSFET metal oxide semiconductor field effect transistor
- a further embodiment is a method.
- the method includes forming a mask layer on a silicon-on-insulator (SOI) structure, wherein the mask layer is patterned to define a bulk silicon region and a SOI region, forming a trench through a portion of a semiconductor layer and an insulator layer of the SOI structure using the patterned mask layer to expose a top surface of a silicon-containing substrate, forming a first shallow trench isolation (STI) on sidewalls of the trench, forming a bulk semiconductor layer in the trench, the bulk semiconductor layer being in contact with the first STI and the exposed top surface of the silicon-containing substrate, forming a second STI in the semiconductor layer, the second STI surrounding the first STI, forming a first gate structure and a second gate structure over the bulk semiconductor layer and the semiconductor layer, respectively, forming source/drain regions in the bulk semiconductor layer and the semiconductor layer at regions not covered by the first and second gate structure.
- SOI silicon-on-insulator
Abstract
Description
- The semiconductor integrated circuit (IC) industry has experienced exponential growth. Technological advances in IC materials and design have produced generations of ICs where each generation has smaller and more complex circuits than the previous generation. In order to produce competitive electronic devices, it is often desired to produce semiconductor chips with several different regions (e.g., core region, low power region, I/O region) having semiconductor devices that vary according to speed and power, for example. The desire for higher performance circuits has driven the development of high-speed silicon-on-insulator (SOI) complementary metal-oxide-semiconductor (CMOS) technology. In SOI technology, metal-oxide semiconductor field-effect transistors (MOSFETs) are formed on a thin layer of silicon overlying a layer of insulating material. Devices formed on SOI offer many advantages over their bulk counterparts, including reduced junction capacitance and full dielectric isolation, etc. SOI technology therefore enables higher speed performance and reduced power consumption.
- However, implementing a SOI technology requires extensive circuit design due to the different behavior of the SOI devices, which differs significantly from that of devices using bulk silicon substrate. Therefore, there is a continuous need to improve processing and manufacturing ICs.
- Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
-
FIGS. 1A-8A are cross-sectional side views of various stages of manufacturing a semiconductor device structure according to embodiments of the present disclosure. -
FIGS. 1B-8B are top views of various stages of manufacturing the semiconductor device structure according to embodiments of the present disclosure. -
FIGS. 7C-7E are cross-sectional views of the semiconductor device structure showing a second STI with different heights, in accordance with some embodiments. -
FIG. 9 is a cross-sectional side view of various stages of manufacturing a semiconductor device structure according to embodiments of the present disclosure. -
FIG. 10 is a flowchart of a method for manufacturing a semiconductor device structure according to embodiments of the present disclosure. - The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “over,” “on,” “top,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
-
FIGS. 1A-8A and 9 are cross-sectional side views of various stages of manufacturing asemiconductor device structure 100 according to a flowchart of amethod 1000 shown inFIG. 10 .FIGS. 1B-8B are top views of various stages of manufacturing thesemiconductor device structure 100 according to themethod 1000 ofFIG. 10 . It is understood that additional operations can be provided before, during, and after processes shown byFIGS. 1A-1B to 8A-8B and 9 , and some of the operations described below can be replaced or eliminated, or be executed in parallel for additional embodiments of the method. - At operation 1002, a
semiconductor device structure 100 including a silicon-on-insulator (SOI)structure 102 and a patternedmask layer 104 formed on theSOI structure 102 is provided, as shown inFIGS. 1A and 1B . Thesemiconductor device structure 100 may be a part of a substrate, wafer, or integrated chip. TheSOI structure 102 generally includes asemiconductor substrate 106, aninsulator layer 108 formed over thesemiconductor substrate 106, and asemiconductor layer 110 formed over theinsulator layer 108. Thesemiconductor substrate 106 may include or be formed of a crystalline semiconductor material such as, but not limited to silicon (Si), germanium (Ge), silicon germanium (SiGe), gallium arsenide (GaAs), indium antimonide (InSb), gallium phosphide (GaP), gallium antimonide (GaSb), indium aluminum arsenide (InAlAs), indium gallium arsenide (InGaAs), gallium antimony phosphide (GaSbP), gallium arsenic antimonide (GaAsSb), and indium phosphide (InP). Theinsulator layer 108 may be a continuous buried insulating layer and may include or be formed of, for example, silicon dioxide (SiO2), silicon nitride (Si3N4), aluminum oxide, magnesium oxide, and/or other suitable dielectric materials. In some embodiments, theinsulator layer 108 is a multilayer structure including two or more different materials discussed herein. Theinsulator layer 108 may have a thickness in a range of about 20 nanometers (nm) to about 400 nm. Thesemiconductor layer 110 may include or be formed of a semiconductor material suitable for use as a channel of a metal-oxide-semiconductor field-effect transistor (MOSFET), such as at least one of a group IV material, e.g., silicon, SiGe, germanium, or an array of carbon nanotubes; a III-V material such as gallium arsenide, indium arsenide, indium gallium arsenide, indium phosphide, gallium nitride, indium antimonide, gallium antimonide, gallium phosphide; or a II-VI material, and mixtures or alloys including one or more of the aforementioned materials. Thesemiconductor layer 110 and thesemiconductor substrate 106 may include n-type or p-type dopants, depending on the application. Thesemiconductor layer 110 may have a resistivity in a range of about 100 ohm/square to about 1000 ohm/square. Thesemiconductor layer 110 may have a dopant concentration 2×1013 atoms/cm3 to about 5×1022 atoms/cm3. In some embodiments, thesemiconductor layer 110 and thesemiconductor substrate 106 may include the same material. In some embodiments, thesemiconductor layer 110 and thesemiconductor substrate 106 may include different materials. Thesemiconductor layer 110 may have a thickness of about 10 nm to about 200 nm. Portions of thesemiconductor layer 110 may serve as channel regions in the subsequently formed MOSFET device at a silicon-on-insulator (SOI)region 103. Thinnersemiconductor layer 110 can provide better electrostatic channel control, leading to reduced source-to-drain leakage and reduced short channel effects. - The
SOI structure 102 may be fabricated using a separation by implantation of oxygen (SIMOX) process where oxygen ions are implanted into a silicon substrate at a desired depth to form a buried oxide (BOX) thin film, followed by an anneal process in an inert environment with a small amount of oxygen to convert the oxygen-implanted region of the substrate to silica. Other suitable technique, such as a wafer bonding process, may also be used to form theSOI structure 102. - The
mask layer 104 is formed over thesemiconductor layer 110. Themask layer 104 may be any suitable masking material, such as a photoresist layer, a BARC (bottom anti-reflective coating) layer, a SOG (spin-on-glass) layer, or a SOC (spin-on-carbon) layer. In some embodiments, themask layer 104 is a multi-layer resist, such as a tri-layer resist layer including a bottom layer, a middle layer formed over the bottom layer, and a photoresist layer formed over the middle layer. The bottom layer may be a bottom anti-reflective coating (BARC) layer and may include or be a carbon backbone polymer or a silicon-free material formed by a spin-on coating process, a CVD process, a FCVD process, or any suitable deposition technique. The middle layer may be a composition that provides anti-reflective properties and/or hard mask properties for a photolithography process. The middle layer provides etching selectivity from the bottom layer and the photoresist layer. The middle layer may include or be amorphous silicon, silicon carbide, silicon nitride, silicon oxynitride, silicon oxide, a silicon-containing inorganic polymer, or any combination thereof. The photoresist layer may include or be a DUV resist (KrF) resist, an argon fluoride (ArF) resist, an EUV resist, an electron beam (e-beam) resist, or an ion beam resist. Portions of the bottom layer, the middle layer, and the photoresist layer are removed by one or more photolithographic processes to form patternedmask layer 104. As a result of the one or more photolithographic processes,openings 105 are formed in themask layer 104, and a portion ofsemiconductor layer 110 is exposed. For ease of illustration, only oneopening 105 is shown inFIGS. 1A and 1B . - The exposed portion of the
semiconductor layer 110 defines a bulk silicon region upon which a MOSFET device is to be formed. The portion of thesemiconductor layer 110 covered by the patternedmask layer 104 defines one or more SOI regions.FIGS. 1A and 1B show one exemplary embodiment where themask layer 104 is patterned to define abulk silicon region 101. Thebulk silicon region 101 is surrounded by aSOI region 103, which is defined by the portion of thesemiconductor layer 110 covered by the patternedmask layer 104. While not shown in scale in some figures, it is contemplated that thebulk silicon region 101 and theSOI region 103 may be adjacent to each other as shown inFIGS. 1A and 1B , or may be located at different regions of thesemiconductor device structure 100 along the X-axis or Y-axis. In any case, thebulk silicon region 101 and theSOI region 103 are formed in the same substrate, wafer, or integrated chip. As will be discussed in more detail below, a first MOSFET device may be fabricated on thebulk silicon region 101 of thesemiconductor device structure 100 and a second MOSFET device may be fabricated on theSOI region 103 of thesemiconductor device structure 100. In one embodiment, the first MOSFET device is an n-type MOSFET device and the second MOSFET device is a p-type MOSFET. In another embodiment, the first MOSFET device is an p-type MOSFET device and the second MOSFET device is a n-type MOSFET. In yet another embodiment, both the first and second MOSFET devices are n-type MOSFET devices or p-type MOSFET devices. - While embodiments described in this disclosure are described in the context of planar FETs, implementations of some aspects of the present disclosure may be used in other processes and/or in other devices, such as FinFETs, nanosheet channel FETs, Horizontal Gate All Around (HGAA) FETs, Vertical Gate All Around (VGAA) FETs, and other suitable devices.
- In some alternative embodiments, instead of using
SOI structure 102, thesemiconductor device structure 100 may use silicon-on-sapphire (SOS) substrate. In such cases, the SOS substrate may be formed by heteroepitaxial growth of silicon on crystalline or monocrystalline sapphire. The SOS substrate may be fabricated using chemical vapor deposition (CVD) or any suitable deposition technique. - At
operation 1004, the pattern (e.g., opening 105) of themask layer 104 is transferred to thesemiconductor layer 110 and theinsulator layer 108, as shown inFIGS. 2A and 2B . In some embodiments, the pattern is transferred to a portion of thesemiconductor substrate 106.FIGS. 2A and 2B show an exemplary embodiment where theopening 105 is transferred to thesemiconductor layer 110, theinsulator layer 108, and thesemiconductor substrate 106. The transferring of theopening 105 forms atrench 107 extending through thesemiconductor layer 110 and theinsulator layer 108, and exposing a portion of thesemiconductor substrate 106. The transferring of the pattern may be performed by removing portions of thesemiconductor layer 110, theinsulator layer 108, and thesemiconductor substrate 106 using one or more suitable etch processes, such as a dry etch, a wet etch, or a combination thereof. In some embodiments where thesemiconductor substrate 106 and thesemiconductor layer 110 include silicon, thesemiconductor substrate 106 and thesemiconductor layer 110 may be etched by a reactive ion etch (RIE) process with etch process gases including a form of fluorine, such as CHF3, CF4, CH2F2, C2H4F2, SF3, SF6, the like, or a combination thereof. Additional process gasses may be used, such as Ar, N2, O2, and the like, or a combination thereof. In some embodiments where theinsulator layer 108 includes oxides, theinsulator layer 108 may be etched by a dry etch process using an etchant including CF4, CHF3, or other fluorine-containing gas. The dry etch process may be anisotropic, such as a RIE process. - In some embodiments, the
trench 107 is formed such that its diameter decreases in a direction away from thesemiconductor layer 110. For example, thetrench 107 may have an upper diameter having a width W1 and a bottom diameter having a width W2 that is less than the width W1. In some embodiments, the exposed surface of thesemiconductor substrate 106 may have a substantially flat surface as shown inFIG. 2A . In some embodiments, the exposed surface of thesemiconductor substrate 106 may have a concave surface. In some embodiments, the exposed surface of thesemiconductor substrate 106 may have a convex upward surface. Thetrench 107 may have sharp corners at the bottom as shown inFIG. 2A . Alternatively, the removal process may be adjusted so that thetrench 107 is formed with smooth, rounded bottom corners at the sidewall portion of thetrench 107. In such cases, after the removal of thesemiconductor layer 110 and theinsulator layer 108, an etch process using a fluoro-hydrocarbon based etching chemistry may be used to remove a portion of thesemiconductor substrate 106. During the etch process, the removal of thesemiconductor substrate 106 may form polymer deposits at the sidewall portion of thetrench 107. The higher etch rate at the center portion of thetrench 107 than the bottom corners prevent sharpening of the trench bottom corners while contributing to rounding of the polymer deposits at the bottom corners of thetrench 107. Suitable fluoro-hydrocarbon based etching chemistry may include, but is not limited to, CHF3, CH2F2, C2H4F2, or the like, or a combination thereof. - After formation of the
trench 107, the patternedmask layer 104 is removed using any suitable process, such as a dry etch, a wet etch, or a combination thereof. A cleaning process may be performed to remove residues from exposed surfaces of thesemiconductor substrate 106, theinsulator layer 108, and thesemiconductor layer 110. The cleaning process may be any suitable wet cleaning process including, for example, hydrofluoric acid (HF), standard clean 1 (SC1), and ozonated deionized water (DI0 3). In one embodiment, the cleaning process is performed by exposing thesemiconductor device structure 100 to HF (1:500 dilution), followed by the DIO3 rinsing and SC1 cleaning which may be a mixture of deionized (DI) water, ammonia hydroxide (NH4OH), and hydrogen peroxide (H2O2). Other cleaning process, such as an APM process, which includes at least water (H2O), NH4OH, and H2O2, a HPM process, which includes at least H2O, H2O2, and hydrogen chloride (HCl), a SPM process (also known as piranha clean), which includes at least H2O2 and sulfuric acid (H2SO4), or any combination thereof, may also be used. - At
operation 1006, aspacer layer 112 is formed on the exposed surfaces of thesemiconductor device structure 100. Specifically, thespacer layer 112 is conformally deposited in thetrench 107 and on the exposed surfaces of thesemiconductor substrate 106, theinsulator layer 108, and thesemiconductor layer 110, as shown inFIGS. 3A and 3B . InFIG. 3B , thesemiconductor substrate 106 is shown in dotted lines since it is under thespacer layer 112. Thespacer layer 112 may be made of one or more layers of dielectric material. Thespacer layer 112 may serve as a first shallow trench isolation (STI) for thesemiconductor device structure 100. Suitable dielectric materials may include, but are not limited to, silicon oxide (SiO2), silicon nitride (Si3N4), silicon carbide (SiC), silicon oxynitride (SiON), silicon carbon-nitride (SiCN), silicon oxycarbide (SiOC), silicon oxycarbonitride (SiOCN), or the like. In some embodiments, thespacer layer 112 is a multi-layer structure include two or more layers of the dielectric material discussed herein. In one embodiment, thespacer layer 112 includes afirst layer 112 a in contact with thesemiconductor substrate 106, theinsulator layer 108, and thesemiconductor layer 110, asecond layer 112 b formed on thefirst layer 112 a, athird layer 112 c formed on thesecond layer 112 b, and afourth layer 112 d formed on thethird layer 112 c. Thespacer layer 112 may be formed by sequentially depositing blanket layers of the first, second, third, andfourth layers fourth layers fourth layers fourth layers fourth layer 112 d has a thickness greater than thefirst layer 112 a. In some embodiments, the second, third, andfourth layers fourth layer 112 d has a thickness less than thefirst layer 112 a. While four spacer layers are shown inFIG. 3A , more or less layers are contemplated depending on the application. For example, thespacer layer 112 is a single layer, a bi-layer structure, or a tri-layer structure formed of any of the dielectric materials discussed herein. - In some embodiments, which can be combined with any one or more embodiments of the present disclosure, the first and
second layers first layer 112 a has a first atomic percentage of oxygen, and thesecond layer 112 b has a second atomic percentage of oxygen greater than the first atomic percentage of oxygen. The third andfourth layers third layer 112 c has a first atomic percentage of silicon, and thefourth layer 112 d has a second atomic percentage of silicon greater than the first atomic percentage of silicon. Thefirst layer 112 a having a greater atomic percent of oxygen may be advantageous as it may serve to block current leakage flowing from source region through a bulk semiconductor layer 114 (FIG. 9 ) and/orsemiconductor layer 110 to neighboring drain region (or vice versa) when the gate is in an “off” state. Thefourth layer 112 d having a greater atomic percent of silicon may be advantageous as it is to be in contact with the subsequent bulk semiconductor layer 114 (e.g., silicon) and thus can be used to support epitaxial silicon growth on the spacer layer 112 (e.g.,fourth layer 112 d). - In some embodiments the
first layer 112 a may include an oxynitride, thesecond layer 112 b may include a nitride, thethird layer 112 c may include a carbide, and thefourth layer 112 d may include an oxide. In some embodiments, which can be combined with any one or more embodiments of the present disclosure, thefirst layer 112 a may include an oxide, thesecond layer 112 b may include a nitride, thethird layer 112 c may include a carbide, and thefourth layer 112 d may include an oxynitride. In some exemplary embodiments, thefirst layer 112 a may include SiON, thesecond layer 112 b may include Si3N4, thethird layer 112 c may include SiC, and thefourth layer 112 d may include SiO2. In some exemplary embodiments, thefirst layer 112 a may include SiO2, thesecond layer 112 b may include Si3N4, thethird layer 112 c may include SiC, and thefourth layer 112 d may include SiON. In some exemplary embodiments, thefirst layer 112 a may include SiO2, thesecond layer 112 b may include Si3N4, thethird layer 112 c may include SiCN, and thefourth layer 112 d may include SiOCN. The first, second, third, andfourth layers - At
operation 1008, portions of thespacer layer 112 are removed, as shown inFIGS. 4A and 4B . The removal of the portions of thespacer layer 112 may be performed by a dry etch, a wet etch, or a combination thereof. In some embodiments, the portions of thespacer layer 112 is removed by an anisotropic etch process, such as RIE. In some embodiments, the portions of thespacer layer 112 is removed by a wet etch using a solution of phosphoric acid (H3PO4) or H3PO4 and DHF (having a ratio of water to HF in a range from about 50:1 to about 500:1). In some embodiments, the portions of thespacer layer 112 is removed using a wet etch discussed herein, followed by a dry etch using a fluorine-based chemistry, such as CF4, CHF3, CH2CH3F, or a combination thereof. In any case, the removal process is performed such that the etch rate over the horizontal surfaces is significantly greater than that of the vertical surfaces or sidewalls of thetrench 107. As a result of the removal process, most or all of thespacer layer 112 is removed from horizontal surfaces of thesemiconductor device structure 100, such as the tops of thesemiconductor layer 110 and thesemiconductor substrate 106, while thespacer layer 112 on vertical surfaces of thesemiconductor device structure 100, such as the exposed surfaces of thesemiconductor layer 110, theinsulator layer 108, and thesemiconductor substrate 106 on the sidewall of thetrench 107, remain substantially intact or slightly etched. The removal of the portions of thespacer layer 112 reveals thesemiconductor layer 110 and a portion of thesemiconductor substrate 106. Thetrench 107 is also revealed upon removal of the portions of thespacer 112. In some embodiments, thespacer layer 112 is formed with a top critical dimension (TCD) and a bottom critical dimension (BCD), and the TCD can be greater, smaller, or equal to the BCD. While the top surfaces of thesemiconductor layer 110 and the spacer layer 112 (e.g., first, second, third, andfourth layers spacer layer 112 may be at an elevation higher than that of the top surface of thesemiconductor layer 110. - At operation 1010, a
bulk semiconductor layer 114 is formed on the exposed surfaces of thesemiconductor device structure 100, as shown inFIGS. 5A and 5B . InFIG. 5B , the first, second, third, andfourth layers 112 a-112 d are shown in dotted lines since they are under thebulk semiconductor layer 114. Thebulk semiconductor layer 114 may be formed on the exposed surfaces of thesemiconductor layer 110, thespacer layer 112, and thesemiconductor substrate 106. Thebulk semiconductor layer 114 fills thetrench 107 and above the top surface of thesemiconductor layer 110 to a predetermined thickness. The top surface of thebulk semiconductor layer 114 at thebulk silicon region 101 may have a height that is slightly lower than a height of the top surface of thebulk semiconductor layer 114 at theSOI region 103 due to thetrench 107. Thebulk semiconductor layer 114 may be formed by an epitaxial growth process using CVD, ALD, or molecular beam epitaxy (MBE). - The
bulk semiconductor layer 114 may include or be formed of the same material as thesemiconductor substrate 106 and/or thesemiconductor layer 110. In some embodiments, thebulk semiconductor layer 114 may include or be formed of a material different than thesemiconductor substrate 106 and/or thesemiconductor layer 110. In some embodiments, thebulk semiconductor layer 114 may have n-type or p-type dopants, and the doping concentration of thebulk semiconductor layer 114 may be different from that of thesemiconductor layer 110. In one embodiment, thebulk semiconductor layer 114 is formed of silicon. In one embodiment, thebulk semiconductor layer 114 is formed of silicon germanium. In one embodiment, thebulk semiconductor layer 114 is formed of germanium. Thebulk semiconductor layer 114 may have a resistivity in a range of about 100 ohm/square to about 1000 ohm/square. Thebulk semiconductor layer 114 may have a dopant concentration 2×1013 atoms/cm3 to about 5×1022 atoms/cm3. In some embodiments, the resistivity of thebulk semiconductor layer 114 is different from that of thesemiconductor layer 110. In some embodiments, the dopant concentration of thebulk semiconductor layer 114 is different from that of thesemiconductor layer 110. - The crystalline semiconductor material of the
semiconductor substrate 106 and thesemiconductor layer 110 supports the epitaxial growth of thebulk semiconductor layer 114 thereon. The epitaxial growth of thebulk semiconductor layer 114 on thespacer layer 112 is achieved due to the greater silicon content in a portion of the spacer layer 112 (e.g.,fourth layer 112 d). Even if thebulk semiconductor layer 114 may have poor epitaxial growth on the other portions of the spacer layer 112 (e.g., on exposed horizontal surfaces of the first, second, andthird layers bulk semiconductor layer 114 on the exposed horizontal surfaces of the first, second, andthird layers - In some embodiments, prior to the formation of the
bulk semiconductor layer 114, an intermediate seed layer (not shown) may be deposited on the exposed surfaces of thesemiconductor device structure 100 to allow growth of thebulk semiconductor layer 114 over thespacer layer 112. The material of the intermediate seed layer is selected such that the subsequentbulk semiconductor layer 114 may directly deposit on the intermediate seed layer, thereby enabling the deposition of thebulk semiconductor layer 114 over the dielectric surfaces of thesemiconductor device structure 100, such as exposed silicon oxide surface of thespacer layer 112. In some embodiments where thefourth layer 112 d is formed of silicon oxide, the intermediate seed layer may include or be formed of a silicon-containing material, such as silicon or silicon germanium. In cases where the silicon germanium seed layer is desired, the intermediate seed layer may be formed by heating thesemiconductor device structure 100 to a temperature of about 200 degrees Celsius to about 600 degrees Celsius, and exposing the exposed surfaces of thesemiconductor device structure 100 to a precursor including at least a silicon source and a germanium source. Suitable silicon source may include, but is not limited to, silane (SiH4), disilane (Si2H6), trisilane (Si3H8), tetrasilane (Si4H10), or the like. Suitable germanium source may include, but is not limited to, germane (GeH4), digermane (Ge2H6), trigermane (Ge3H8), or germylsilane (GeH6Si) or the like. The formation of thebulk semiconductor layer 114 may be performed in a CVD based reaction chamber. The silicon germanium seed layer allows thebulk semiconductor layer 114, such as silicon, silicon germanium, or germanium, to be directly formed thereon, and thus enabling direct deposition of thebulk semiconductor layer 114 on thespacer layer 112, as well as other semiconductive surfaces of thesemiconductor device structure 100, such as on thesemiconductor layer 110 and thesemiconductor substrate 106. - In some embodiments, prior to forming the
bulk semiconductor layer 114, the exposed surfaces of thesemiconductor device structure 100 may be subjected to a surface treatment. The surface treatment may form a material layer (not shown) to assist growth of thebulk semiconductor layer 114 on thespacer layer 112. In cases where thebulk semiconductor layer 114 includes silicon, the material layer can be amorphous silicon. An exemplary surface treatment may include spraying or coating the exposed surfaces of thesemiconductor layer 110, thespacer layer 112, and thesemiconductor substrate 106 with nanoparticles, which may be amorphous silicon, crystalline silicon, polysilicon, or a combination thereof. The nanoparticles are then subjected to a thermal treatment (e.g., laser anneals, flash anneals, or the like) to form a thin layer of material layer on the exposed surfaces of thesemiconductor layer 110, thespacer layer 112, and thesemiconductor substrate 106, thereby forming an amorphous silicon layer. Other material layer, such as polycrystalline silicon, germanium, silicon germanium alloy, etc., may be used depending on the bulk semiconductor layer to be formed. After the surface treatment, thebulk semiconductor layer 114 is formed on the material layer. Therefore, the material layer is disposed between and in contact with thebulk semiconductor layer 114 and the underlying layers, such as thesemiconductor layer 110, thespacer layer 112, and thesemiconductor substrate 106. - At
operation 1012, after thebulk semiconductor layer 114 is formed, a planarization operation, such as a chemical mechanical polishing (CMP) process is performed on thesemiconductor device structure 100 until the top surfaces of thespacer layer 112 and/or thesemiconductor layer 110 is exposed, as shown inFIGS. 6A and 6B . In some embodiments, the planarization operation may be a combination of the CMP process and a timed etch process (e.g., RIE). In such cases, the CMP process may be performed to remove a portion of thebulk semiconductor layer 114, followed by the timed etch process that selectively etches thebulk semiconductor layer 114 and stops on thespacer layer 112. As a result of the planarization process, the top surfaces of thesemiconductor layer 110, the spacer layer 112 (e.g., first, second, third, andfourth layers bulk semiconductor layer 114 are substantially co-planar. In some embodiments, the timed etch process may be performed so that it over-etches a portion of thespacer layer 112, resulting in the top surface of thespacer layer 112 at an elevation lower than a top surface of thebulk semiconductor layer 114. - The resulting
bulk semiconductor layer 114 has a height H1 and thesemiconductor layer 110 has a height H2 less than the height H1. As the threshold voltage of the MOSFET devices changes with the thickness of active silicon layer (e.g.,semiconductor layer 110 and bulk semiconductor layer 114), the height ratio of H1 to H2 at differentbulk silicon region 101 and theSOI region 103 can be adjusted to control the threshold voltage for various applications. In some embodiments, the height ratio of H1 to H2 may be greater than 1 to 1 and less than 5 to 1, for example in a range of about 2:1 to about 4:1, such as about 3:1. In some examples, the height H1 may be in a range of about 30 nm to about 600 nm, and the height H2 may be in a range of about 10 nm to about 200 nm. In some embodiments, thebulk semiconductor layer 114 may be etched back so that the top surface of thebulk semiconductor layer 114 is lower than the top surface of thespacer layer 112. In some embodiments where thebulk semiconductor layer 114 and thesemiconductor layer 110 are formed of the same material (e.g., silicon or silicon germanium), the etch back process may result in the top surfaces of thebulk semiconductor layer 114 and thesemiconductor layer 110 at an elevation lower than the top surface of thespacer layer 112. In some alternative embodiments where thebulk semiconductor layer 114 and thesemiconductor layer 110 are formed of a different material, an etch back process may be performed such that the etchant removes thebulk semiconductor layer 114 with respect to thesemiconductor layer 110 and thespacer layer 112, resulting in the top surface thebulk semiconductor layer 114 at an elevation lower than the top surfaces of thesemiconductor layer 110 and thespacer layer 112. - At
operation 1014, a portion of thesemiconductor layer 110 is removed and asecond STI 116 is formed in thesemiconductor layer 110 at theSOI region 103, as shown inFIGS. 7A and 7B . Thesecond STI 116 is formed to surround thebulk silicon region 101. In some embodiments, thesecond STI 116 is formed to surround thebulk silicon region 101 and a portion of theSOI region 103. The second STI may include or be made of a dielectric material, such as SiO2, Si3N4, SiC, SiON, SiCN, SiOC, SiOCN, or the like. Thesecond STI 116 may include the same or different material than that of the first STI (i.e., spacer layer 112). Thesecond STI 116 may be formed by using a STI mask (not shown). The STI mask may be made by first forming a hardmask layer on thesemiconductor device structure 100. The hardmask layer is formed on the top surfaces of thesemiconductor layer 110, the spacer layer (e.g., first, second, third, andfourth layers bulk semiconductor layer 114. The hardmask layer may include or be formed of an oxide, such as tetraethylorthosilicate (TEOS), un-doped silicate glass, or doped silicon oxide such as borophosphosilicate glass (BPSG), fused silica glass (FSG), phosphosilicate glass (PSG), boron doped silicon glass (BSG). Thereafter, the hardmask layer is patterned to form the STI mask. The STI mask exposes a portion of thesemiconductor layer 110 at a predetermined area of theSOI region 103, such as a peripheral area of theSOI region 103. Portion of thesemiconductor layer 110 is then removed by a removal process using the STI mask as an etch mask. The removal of the portion of thesemiconductor layer 110 forms atrench 113 extending through thesemiconductor layer 110 to expose a portion of theinsulator layer 108. The removal process may be a dry etch (e.g., RIE) or any suitable technique. In any case, the removal process is selective to theinsulator layer 108, which may serve as an etch stop layer. After a portion of theinsulator layer 108 is exposed, the STI mask is removed and the STI material is formed in thetrench 113 to form thesecond STI 116. A planarization process, such as a CMP, is then performed on thesemiconductor device structure 100 so that a top surface of thesecond STI 116 is substantially co-planar with the top surfaces of thesemiconductor layer 110, thespacer layer 112, and thebulk semiconductor layer 114. - As can be seen in
FIG. 7A , thespacer layer 112 is disposed between and in contact with thebulk semiconductor layer 114 and thesemiconductor layer 110, theinsulator layer 108, as well as thesemiconductor substrate 106. Particularly, the first, second, third, andfourth layers spacer layer 112 is in contact with thebulk semiconductor layer 114, while thefirst layer 112 a on a second side of thespacer layer 112 opposing the first side is in contact with thesemiconductor layer 110, theinsulator layer 108, and thesemiconductor substrate 106. - In some embodiments, the
second STI 116 may be formed with an upper width and a bottom width that is less than the upper width. In some embodiments, thesecond STI 116 has sharp bottom corners at the sidewall portion of thetrench 113. Alternatively, thesecond STI 116 may have smooth, rounded bottom corners at the sidewall portion of thetrench 113. The resultingsecond STI 116 has a height H3 measuring from a top of thesecond STI 116 to a bottom of thesecond STI 116, and the spacer layer 112 (i.e., first STI) has a height H4 measuring from a top of thespacer layer 112 to a bottom of thespacer layer 112, wherein the height H4 is greater than the height H3. In some embodiments, the height ratio of H4 to H3 may be greater than 1 to 1 and less than 5 to 1, for example in a range of about 1.5:1 to about 3:1. If the height ratio of H4 to H3 is greater than 5 to 1, thesecond STI 116 may not be sufficient to isolate the transistor device to be formed at theSOI region 103. On the other hand, if the height ratio of H4 to H3 is less than 1 to 1, the manufacturing cost is increased without significant advantage. -
FIGS. 7C-7E are cross-sectional views of thesemiconductor device structure 100 showing a second STI with different heights, in accordance with some embodiments. InFIG. 7C , in some embodiments asecond STI 116 a is further extended through theinsulator layer 108 and into thesemiconductor substrate 106. Thesecond STI 116 a may extend a thickness into thesemiconductor substrate 106. Thesecond STI 116 a has a height H5 measuring from a top of thesecond STI 116 a to a bottom of thesecond STI 116 a, wherein the height ratio of H5 to H4 (H5:H4) may be in a range of about 1:1 to about 5:1, for example about 2:1 to about 4:1. Having thesecond STI 116 a extended into thesemiconductor substrate 106 may be advantageous as it and the spacer layer 112 (i.e., first STI) provides greater dielectric isolation around the transistor device to be formed at theSOI region 103. As a result, the power consumption is reduced and the overall performance of thesemiconductor device structure 100 is improved. - In some embodiments, the second STI is formed so that a top surface of the second STI is at an elevation higher than a top surface of the
semiconductor layer 110. In some embodiments, the second STI is formed so that the top surface of the second STI is at an elevation lower than a top surface of thesemiconductor layer 110. Such a height difference may be achieved through the CMP process to adjust center-to-edge removal rate, or through a selective etch back process.FIG. 7D illustrates an embodiment where asecond STI 116 b extends a thickness above the top surface of thesemiconductor layer 110. In this embodiment, thesecond STI 116 b has a top surface at an elevation higher than the top surfaces of thesemiconductor layer 110, thespacer layer 112, and thebulk semiconductor layer 114.FIG. 7E illustrates an embodiment where asecond STI 116 c has a top surface of thesecond STI 116 c at an elevation lower than the top surfaces of thesemiconductor layer 110, thespacer layer 112, and thebulk semiconductor layer 114. - At
operation 1016, one ormore gate structures 118 are formed over thesemiconductor device structure 100, as shown inFIGS. 8A and 8B . In one embodiment, at least onegate structure 118 is formed at theSOI region 103 between thesecond STI 116 and thespacer layer 112, and at least onegate structure 118 is formed at thebulk silicon region 101. Specifically, thegate structure 118 is formed over thesemiconductor layer 110 and thebulk semiconductor layer 114. The one ormore gate structures 118 may extend along the Y direction. In some embodiments, thegate structure 118 at theSOI region 103 extends along the Y direction so that a portion of thegate structure 118 is in contact with thesecond STI 116. Likewise, thegate structure 118 at thebulk silicon region 101 extends along the Y direction so that a portion of thegate structure 118 is in contact with the spacer layer 112 (e.g., first, second, third andfourth layers second STI 116. - Each
gate structure 118 generally includes agate dielectric layer 120 and agate electrode layer 122. Thegate dielectric layer 120 may include or be formed of a dielectric material such as an oxygen-containing material or a nitrogen-containing material, a high-k dielectric material having a k value greater than that of silicon dioxide, or multilayers thereof, and can be deposited by CVD, PECVD, or ALD. Thegate electrode layer 122 may include one or more layers of electrically conductive material, such as polysilicon, aluminum, copper, titanium, tantalum, tungsten, cobalt, molybdenum, tantalum nitride, nickel silicide, cobalt silicide, TiN, WN, AlTi, AlTiO, AltiC, AlTiN, TaCN, TaC, TaSiN, metal alloys, other suitable materials, and/or combinations thereof. For n-type MOSFET devices, thegate electrode layer 122 may be AlTiO, AlTiC, or a combination thereof. For p-type MOSFET devices, thegate electrode layer 122 may be AlTiO, AlTiC, AlTiN, or a combination thereof. The gate electrode layers 168 may be formed by PVD, CVD, ALD, electro-plating, or other suitable method. Thegate dielectric layer 120 and thegate electrode layer 122 may be formed by sequentially depositing blanket layers of thegate dielectric layer 120 and thegate electrode layer 122, followed by pattern and etch processes. The pattern process may include a lithography process (e.g., photolithography or e-beam lithography) which may further include photoresist coating (e.g., spin-on coating), soft baking, mask aligning, exposure, post-exposure baking, photoresist developing, rinsing, drying (e.g., spin-drying and/or hard baking), other suitable lithography techniques, and/or combinations thereof. The etch process may include dry etch (e.g., RIE), wet etch, other etch methods, and/or combinations thereof. - At
operation 1018, a source/drain (S/D) implantation process is performed to form self-aligned S/D regions 126 in thesemiconductor layer 110 and thebulk semiconductor layer 114, respectively, as shown inFIG. 9 . The S/D regions 126 are formed by subjecting theSOI region 103 and thebulk silicon region 101 to the S/D implantation process. The S/D implantation process 125 may be performed using ion beam, plasma source ion immersion, or any other suitable techniques. The S/D implantation process is performed so that the ion species (dopants) are implanted into thesemiconductor layer 110 and thebulk semiconductor layer 114 not covered by thegate structures 118. The S/D implantation process may be a vertical implantation process (i.e., ion streams are substantially perpendicular to the surface of the layer to be implanted) and/or a tilted (angled) implantation process. The tilted implantation process allows the ion streams to be directed at an angle with respect to the top surfaces of thesemiconductor layer 110 and thebulk semiconductor layer 114. Depending on the transistor devices to be formed in theSOI region 103 and thebulk silicon region 101, the implantation process may include p-type dopants, such as boron (B) or other suitable p-type dopants, or n- type dopants, such as phosphorus (P), arsenic (As), or other suitable n-type dopants. One of a pair of S/D regions 126 located on one side of thegate structure 118 can be a source (S) region, and the other of the pair of the S/D regions 126 located on the other side of thegate structure 118 can be a drain (D) region. The source region and the drain region are connected by a channel region (e.g., thesemiconductor layer 110 or bulk semiconductor layer 114). It should be noted that a S/D region can be referred to as a source and/or a drain as the structures thereof are substantially the same. - After formation of the S/
D regions 126, agate spacer 124 is formed on opposing sidewalls of thegate structure 118. Thegate spacer 124 may include or be made of SiO2, Si3N4, SiC, SiON, SiCN, SiOC, SiOCN, and/or any combinations thereof, and can be formed by ALD or any suitable processes. The gate spacers 124 may be formed by conformally depositing one or more layers for thegate spacers 124 and anisotropically etching the one or more layers using, for example, RIE. In some embodiments, thegate spacer 124 may be formed on opposing sidewalls of thegate structure 118 prior to forming the S/D regions 126. - In some embodiments, the
semiconductor device structure 100 may further include lightly doped source/drain (LDD)regions 123 to minimize the hot carrier effect. TheLDD regions 123 are disposed below thegate spacers 124 and between the channel region (e.g., thesemiconductor layer 110 and the bulk semiconductor layer 114) and the S/D regions 126. TheLDD regions 123 may be formed as part of the S/D implantation process 125 or before the formation of thegate spacers 124. TheLDD regions 123 may be formed by implanting n-type or p-type dopants into thesemiconductor layer 110 and thebulk semiconductor layer 114, using thegate structures 118 as a mask so that theLDD regions 123 are substantially aligned with the edges of thegate structures 118. The dopant concentration at theLDD regions 123 is less as compared to the S/D regions 126. - The
semiconductor device structure 100 includes at least a first MOSFET device fabricated in thebulk silicon region 101 of thesemiconductor device structure 100 and a second MOSFET device fabricated in theSOI region 103 of thesemiconductor device structure 100, wherein the first and second MOSFET devices share thesame semiconductor substrate 106. In one embodiment, the first MOSFET device is an n-type MOSFET device and the second MOSFET device is a p-type MOSFET. In another embodiment, the first MOSFET device is an p-type MOSFET device and the second MOSFET device is a n-type MOSFET. In yet another embodiment, both the first and second MOSFET devices are both n-type MOSFET devices or p-type MOSFET devices. - It is contemplated that the
semiconductor device structure 100 may undergo further manufacturing processes to form various features, such as a contact etch stop layer (CESL) formed on the S/D regions 126 andgate structures 118, an interlayer dielectric (ILD) formed on the CESL, S/D contacts and gate contacts in electrical connection with the S/D regions 126 andgate electrode layer 122, respectively, and an interconnection structure formed over thesemiconductor device structure 100 for connecting the S/D contacts and gate contacts to power source such as positive voltage VDD or negative voltage VSS. - Embodiments of the present disclosure provides an improved
semiconductor device structure 100 comprising first metal-oxide-semiconductor field-effect transistor (MOSFET) device formed on a silicon-on-insulator (SOI) region and second MOSFET device formed on a bulk silicon region, wherein the SOI region and the bulk silicon region share the same semiconductor substrate. The first and second MOSFET devices have different active silicon layer thickness (e.g.,semiconductor layer 110 and bulk semiconductor layer 114) to provide different device characteristics such as the threshold voltage for different applications. Particularly, the first and second MOSFET devices on same semiconductor substrate can vary with different characteristics to serve as partially depleted SOI devices and/or full depleted bulk silicon devices. This is advantageous comparing to conventional MOSFET device structure with nearly identical thickness of active silicon either over SOI substrate or over bulk silicon substrates, which has limits in device performance and features. In some embodiments, the first MOSFET device is separated from the second MOSFET device by a dielectric spacer layer, which and an insulator layer of the SOI provide full dielectric isolation for the first and second MOSFET devices at different regions and minimizes current leakage from source/drain junction to substrate. - An embodiment is a semiconductor device structure. The semiconductor device structure includes a first MOSFET device disposed at a first region of a semiconductor substrate, the first MOSFET device comprises a bulk semiconductor layer contacting the semiconductor substrate, and the bulk semiconductor layer has a first height, a first gate structure disposed over the bulk semiconductor layer, and first S/D regions disposed in the bulk semiconductor layer on opposite sides of the first gate structure. The device structure includes a second MOSFET device disposed at a second region of the semiconductor substrate, the second MOSFET device comprises a semiconductor layer disposed over the semiconductor substrate, and the semiconductor layer has a second height different than the first height, a second gate structure disposed over the semiconductor layer, and second S/D regions disposed in the semiconductor layer on opposite sides of the second gate structure. The structure further includes an insulator layer disposed between and in contact with the semiconductor substrate and the semiconductor layer, and a spacer layer on the semiconductor substrate, the spacer layer isolating the first MOSFET device from the second MOSFET device, and a portion of the spacer layer is disposed between and in contact with the insulator layer and the bulk semiconductor layer.
- Another embodiment is a semiconductor device structure. The semiconductor device structure includes a silicon substrate comprising a bulk silicon region and a silicon-on-insulator (SOI) region, a first shallow trench isolation (STI) disposed on the silicon substrate to isolate the bulk silicon region from the SOI region, a first metal oxide semiconductor field effect transistor (MOSFET) device disposed at the bulk silicon region, the first MOSFET device comprising a bulk semiconductor layer in contact with the silicon substrate, a second STI disposed to surround the first STI, a second MOSFET device disposed at the SOI region between the first STI and the second STI, the second MOSFET device comprising a semiconductor layer in contact with the first STI and the second STI, and an insulator layer disposed between and in contact with the semiconductor layer and the silicon substrate.
- A further embodiment is a method. The method includes forming a mask layer on a silicon-on-insulator (SOI) structure, wherein the mask layer is patterned to define a bulk silicon region and a SOI region, forming a trench through a portion of a semiconductor layer and an insulator layer of the SOI structure using the patterned mask layer to expose a top surface of a silicon-containing substrate, forming a first shallow trench isolation (STI) on sidewalls of the trench, forming a bulk semiconductor layer in the trench, the bulk semiconductor layer being in contact with the first STI and the exposed top surface of the silicon-containing substrate, forming a second STI in the semiconductor layer, the second STI surrounding the first STI, forming a first gate structure and a second gate structure over the bulk semiconductor layer and the semiconductor layer, respectively, forming source/drain regions in the bulk semiconductor layer and the semiconductor layer at regions not covered by the first and second gate structure.
- The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/584,306 US11935895B2 (en) | 2021-07-08 | 2022-01-25 | Semiconductor device structure and methods of forming the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US202163219438P | 2021-07-08 | 2021-07-08 | |
US17/584,306 US11935895B2 (en) | 2021-07-08 | 2022-01-25 | Semiconductor device structure and methods of forming the same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20230010934A1 true US20230010934A1 (en) | 2023-01-12 |
US11935895B2 US11935895B2 (en) | 2024-03-19 |
Family
ID=84798321
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/584,306 Active 2042-01-31 US11935895B2 (en) | 2021-07-08 | 2022-01-25 | Semiconductor device structure and methods of forming the same |
Country Status (1)
Country | Link |
---|---|
US (1) | US11935895B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20230178548A1 (en) * | 2021-12-07 | 2023-06-08 | Micron Technology, Inc. | Semiconductor device having sti regions |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150348870A1 (en) * | 2014-05-28 | 2015-12-03 | International Business Machines Corporation | Semiconductor structures with isolated ohmic trenches and stand-alone isolation trenches and related method |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7393733B2 (en) | 2004-12-01 | 2008-07-01 | Amberwave Systems Corporation | Methods of forming hybrid fin field-effect transistor structures |
-
2022
- 2022-01-25 US US17/584,306 patent/US11935895B2/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150348870A1 (en) * | 2014-05-28 | 2015-12-03 | International Business Machines Corporation | Semiconductor structures with isolated ohmic trenches and stand-alone isolation trenches and related method |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20230178548A1 (en) * | 2021-12-07 | 2023-06-08 | Micron Technology, Inc. | Semiconductor device having sti regions |
US11848328B2 (en) * | 2021-12-07 | 2023-12-19 | Micron Technology, Inc. | Semiconductor device having STI regions |
Also Published As
Publication number | Publication date |
---|---|
US11935895B2 (en) | 2024-03-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11854898B2 (en) | Wrap-around contact on FinFET | |
US11855219B2 (en) | Passivated and faceted for fin field effect transistor | |
US10868129B2 (en) | Gate spacer and methods of forming | |
US11430651B2 (en) | Nanosheet transistors with sharp junctions | |
US9768272B2 (en) | Replacement gate FinFET process using a sit process to define source/drain regions, gate spacers and a gate cavity | |
US9455331B1 (en) | Method and structure of forming controllable unmerged epitaxial material | |
US9093260B2 (en) | Thin hetereostructure channel device | |
JP6931052B2 (en) | Method of Forming Semiconductor Structure and Vertical Transport FET Structure | |
US10854733B2 (en) | Composite spacer enabling uniform doping in recessed fin devices | |
US8927362B2 (en) | CMOS device and method of forming the same | |
US9041009B2 (en) | Method and structure for forming high-K/metal gate extremely thin semiconductor on insulator device | |
US10325995B2 (en) | Field effect transistor air-gap spacers with an etch-stop layer | |
US11037826B2 (en) | Semiconductor device having merged epitaxial features with arc-like bottom surface and method of making the same | |
US20140231914A1 (en) | Fin field effect transistor fabricated with hollow replacement channel | |
US11374111B2 (en) | Forming replacement low-k spacer in tight pitch fin field effect transistors | |
US8951868B1 (en) | Formation of functional gate structures with different critical dimensions using a replacement gate process | |
US11004751B2 (en) | Vertical transistor having reduced edge fin variation | |
US11935895B2 (en) | Semiconductor device structure and methods of forming the same | |
TW201635385A (en) | Method for making semiconductor device | |
US10103262B2 (en) | Method of forming a finFET structure with high quality EPI film | |
CN113284803A (en) | Method of forming semiconductor device | |
US20240128375A1 (en) | Semiconductor device and method for forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SINGH, GULBAGH;TSAI, TSUNG-HAN;SIGNING DATES FROM 20211214 TO 20211217;REEL/FRAME:058766/0522 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT RECEIVED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |