US20220359269A1 - Semiconductor feature and method for manufacturing the same - Google Patents
Semiconductor feature and method for manufacturing the same Download PDFInfo
- Publication number
- US20220359269A1 US20220359269A1 US17/471,666 US202117471666A US2022359269A1 US 20220359269 A1 US20220359269 A1 US 20220359269A1 US 202117471666 A US202117471666 A US 202117471666A US 2022359269 A1 US2022359269 A1 US 2022359269A1
- Authority
- US
- United States
- Prior art keywords
- layer
- semiconductor
- semiconductor substrate
- disposed
- dielectric
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 249
- 238000000034 method Methods 0.000 title claims description 43
- 238000004519 manufacturing process Methods 0.000 title claims description 12
- 239000000758 substrate Substances 0.000 claims abstract description 102
- 238000002161 passivation Methods 0.000 claims abstract description 90
- 230000000149 penetrating effect Effects 0.000 claims abstract description 10
- 229910052751 metal Inorganic materials 0.000 claims description 76
- 239000002184 metal Substances 0.000 claims description 76
- 238000002955 isolation Methods 0.000 claims description 57
- 239000000463 material Substances 0.000 claims description 40
- 238000005530 etching Methods 0.000 claims description 19
- 150000004767 nitrides Chemical class 0.000 claims description 16
- 230000008569 process Effects 0.000 description 12
- 239000004020 conductor Substances 0.000 description 7
- 238000005240 physical vapour deposition Methods 0.000 description 5
- 238000000231 atomic layer deposition Methods 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 150000001875 compounds Chemical class 0.000 description 4
- 238000001312 dry etching Methods 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- 230000007547 defect Effects 0.000 description 3
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000000945 filler Substances 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 238000007747 plating Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- 229910000980 Aluminium gallium arsenide Inorganic materials 0.000 description 1
- 229910018182 Al—Cu Inorganic materials 0.000 description 1
- 229910005540 GaP Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910004129 HfSiO Inorganic materials 0.000 description 1
- 229910000673 Indium arsenide Inorganic materials 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- 229910002370 SrTiO3 Inorganic materials 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum oxide Inorganic materials [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 229910003465 moissanite Inorganic materials 0.000 description 1
- KTUFCUMIWABKDW-UHFFFAOYSA-N oxo(oxolanthaniooxy)lanthanum Chemical compound O=[La]O[La]=O KTUFCUMIWABKDW-UHFFFAOYSA-N 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 239000005368 silicate glass Substances 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
- RUDFQVOCFDJEEF-UHFFFAOYSA-N yttrium(III) oxide Inorganic materials [O-2].[O-2].[O-2].[Y+3].[Y+3] RUDFQVOCFDJEEF-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76229—Concurrent filling of a plurality of trenches having a different trench shape or dimension, e.g. rectangular and V-shaped trenches, wide and narrow trenches, shallow and deep trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76283—Lateral isolation by refilling of trenches with dielectric material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5383—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5386—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823475—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
Definitions
- FIG. 1 is a flow chart of a method for manufacturing a semiconductor feature in accordance with some embodiments.
- FIGS. 2 to 17 are intermediate steps of the method for manufacturing the semiconductor feature in accordance with some embodiments.
- first and second features are formed in direct contact
- additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
- present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- spatially relative terms such as “on,” “above,” “over,” “downwardly,” “upwardly,” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
- the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
- the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- FIG. 1 illustrates a method 100 for manufacturing a semiconductor feature 800 (see FIG. 12 ) in accordance with some embodiments.
- FIGS. 2 to 11 are schematic views showing intermediate stages of the method 100 as depicted in FIG. 1 . Additional steps which are not limited to those described in the method 100 , can be provided before, after or during manufacturing of the semiconductor feature 800 , and some of the steps described herein may be replaced by other steps or be eliminated. Similarly, additional features may be present in the semiconductor feature 800 , and/or features present may be replaced or eliminated in additional embodiments.
- the method 100 begins at block 102 , where a semiconductor structure is formed.
- the semiconductor structure 200 includes a semiconductor substrate 202 , a dielectric structure 204 disposed on the semiconductor substrate 202 , a semiconductor device 300 disposed on the semiconductor substrate 202 , an isolation feature 400 formed in the semiconductor substrate 202 and surrounding the semiconductor device 300 , and an interconnecting structure 500 formed in the dielectric structure 204 and being electrically connected to the semiconductor device 300 .
- the semiconductor substrate 202 may be a bulk semiconductor substrate made of elemental semiconductor or compound semiconductor.
- the elemental semiconductor may contain a single species of atoms, such as Si, Ge or other suitable materials, e.g., other elements from column XIV of the periodic table.
- the compound semiconductor may be composed of at least two elements, such as GaAs, SiC, SiGe, GaP, InSb, InAs, InP, GaAsP, GaInP, GalnAs, AlGaAs, AlInAs, GaInAsP, or other suitable materials.
- the composition of the compound semiconductor may change from one ratio at one location to another ratio at a different location (i.e., the compound semiconductor may have a gradient composition).
- FIG. 3 is an enlarged view taken from the dotted box (B 1 ) in FIG. 2 , and schematically shows the semiconductor device 300 along with a portion of the interconnecting structure 500 .
- the semiconductor device 300 is exemplified as an N-type lateral diffusion metal oxide semiconductor (NLDMOS) which may be used as a BIPOLAR-CMOS-DMOS (BCD) power device with a high operation voltage (e.g., about 20 V to about 120 V (e.g., about 100 V), but other ranges of voltage values are also possible), but other types of semiconductor devices are also within the scope of this disclosure.
- NLDMOS N-type lateral diffusion metal oxide semiconductor
- BCD BIPOLAR-CMOS-DMOS
- the semiconductor device 300 includes a first N-well 302 , a second N-well 304 formed in the first N-well 302 , a first P-well 306 formed in the first N-well 302 , a second P-well 308 formed in the first N-well 302 , a drain region 310 formed in the second N-well 304 , first and second source regions 312 , 316 respectively formed in the first and second P-wells 306 , 308 , and first and second bulk regions 314 , 318 respectively formed in the first and second P-wells 306 , 308 .
- the semiconductor structure 200 further includes a plurality of shallow trench isolation (STI) structures 206 , in which one of the STI structures 206 surrounds the drain region 310 and the remaining STI structures 206 surround the one of the STI structure 206 .
- the semiconductor device 300 further includes two gate structures 322 that are disposed on the first N-well 302 and the one of the STI structure 206 .
- the interconnecting structure 500 includes a first group 502 ′ of first metal layers 502 (e.g., lowest-level metal layers) that are disposed in the dielectric structure 204 and that are located above the semiconductor device 300 , and a plurality of contacts 504 that are connected between the first group 502 ′ of the first metal layers 502 and the drain region 310 , the first and second source regions 312 , 316 , the first and second bulk regions 314 , 318 , and the gate structures 322 .
- first metal layers 502 e.g., lowest-level metal layers
- the drain region 310 , the first and second source regions 312 , 316 , the first and second bulk regions 314 , 318 , and the gate structures 322 of the semiconductor device 300 may be redirected to a second group 502 ′′ of the first metal layers 502 outside of the dotted box (B 1 ) (i.e., spaced apart from the first group 502 ′ of the first metal layers 502 ) through multiple vias 508 and multiple upper metal layers 506 (e.g., second metal layers, third metal layers, etc.).
- the interconnecting structure 500 further includes multiple top metal layers 510 that may be electrically connected to the remaining metal layers (e.g., the upper metal layers 506 ) and/or other interconnecting structures not shown in the figures.
- the connection structures between the upper metal layers 506 and the top metal layers 510 are omitted for the sake of brevity.
- the first metal layers 502 are lowest-level metal layers (i.e., bottommost metal layers) that are located adjacent to the semiconductor device 300
- the top metal layers 510 are highest-level metal layers (i.e., topmost metal layers) that are located away from the semiconductor device 300
- the top metal layers 510 may be exposed from a top surface 208 of the dielectric structure 204 .
- the isolation feature 400 includes a plurality of deep trench isolation (DTI) structures 402 that surround the semiconductor device 300 .
- DTI deep trench isolation
- each of the STI structures 206 surrounding the semiconductor device 300 (not including the STI structure 206 surrounding the drain region 310 of the semiconductor device 300 ) is penetrated by corresponding two of the DTI structures 402 , which are separated from each other.
- the semiconductor structure 200 may further include another semiconductor device 600 that is disposed on the semiconductor substrate 202 , that is surrounded by another STI structure 320 ′, and that is electrically connected to another interconnecting structure 500 ′.
- the semiconductor device 600 may be a logic device, other suitable devices, or any combination thereof.
- a carrier wafer 700 may be bonded to the top surface 208 of the dielectric structure 204 (see FIG. 2 ) and top surfaces of the top metal layers 510 , and the thickness of the semiconductor substrate 202 may be reduced by removing a part of the semiconductor substrate 202 from a backside 209 thereof (see FIG. 2 ) using mechanical polishing, chemical mechanical planarization (CMP), other suitable techniques, or any combination thereof.
- the carrier wafer 700 may support the semiconductor structure 200 and/or may be held during the thickness-reducing process.
- the thickness-reducing process may be terminated when the isolation feature 400 is exposed from the backside 209 ′ of the semiconductor substrate 202 ; and, in other embodiments, a lower portion of the isolation feature 400 may be slightly removed.
- the method 100 then proceeds to block 106 , where a dielectric blanket layer and a mask layer are formed.
- the dielectric blanket layer 210 is formed on the backside 209 ′ of the semiconductor substrate 202 (see FIG. 4 ), and the mask layer 212 is formed on the dielectric blanket layer 210 .
- each of the dielectric blanket layer 210 and the mask layer 212 may be formed by chemical vapor deposition (CVD), atomic layer deposition (ALD), physical vapor deposition (PVD), other suitable techniques, or any combination thereof.
- CVD chemical vapor deposition
- ALD atomic layer deposition
- PVD physical vapor deposition
- the dielectric blanket layer 210 may serve to cover the backside 209 ′ of the semiconductor substrate 202 , which may contain some defects introduced during the thickness-reducing process.
- the dielectric blanket layer 210 may be made of a suitable material, such as a high-k material (e.g., HfSiO, HfO 2 , Al 2 O 3 , ZrO 2 , La 2 O 3 , TiO 2 , Y 2 O 3 , SrTiO 3 , other suitable materials, or any combination thereof).
- a high-k material e.g., HfSiO, HfO 2 , Al 2 O 3 , ZrO 2 , La 2 O 3 , TiO 2 , Y 2 O 3 , SrTiO 3 , other suitable materials, or any combination thereof.
- the dielectric blanket layer 210 may have a thickness (T 1 ) ranging from about 500 ⁇ to about 700 ⁇ , from about 500 ⁇ to about 550 ⁇ , from about 550 ⁇ to about 600 ⁇ , from about 600 ⁇ to about 650 ⁇ , or from about 650 ⁇ to about 700 ⁇ , but other ranges of values are also within the scope of this disclosure. If the thickness of the dielectric blanket layer 210 is too small, such as smaller than about 500 ⁇ , the dielectric blanket layer 210 may not effectively cover the aforementioned defects. If the thickness of the dielectric blanket layer 210 is too large, such as greater than about 700 ⁇ , the overall dimension of the semiconductor feature 800 (see FIG.
- the mask layer 212 may serve as an etching mask layer for forming a plurality of trenches 214 (see FIG. 6 ), which will be described hereinafter.
- the mask layer 212 may be made of an oxide-based material, such as undoped silicate glass (USG) (formed by low density or high density plasma), other suitable materials, or any combination thereof.
- USG undoped silicate glass
- the mask layer 212 may have a thickness (T 2 ) ranging from about 3000 ⁇ to about 5000 ⁇ , from about 3000 ⁇ to about 3600 ⁇ , from about 3600 ⁇ to about 4000 ⁇ , from about 4000 ⁇ to about 4400 ⁇ , or from about 4400 ⁇ to about 5000 ⁇ , but other ranges of values are also within the scope of this disclosure. If the thickness of the mask layer 212 is too small, such as smaller than about 3000 ⁇ , the mask layer 212 may not effectively serve as an etching mask layer, and the shape of the trenches 214 formed by etching may be distorted.
- the processes after FIG. 4 may be conducted with the carrier wafer 700 and the semiconductor structure 200 being turned upside down. However, FIGS. 5, 6, 8, 10, 12, 14, 15, 16 and 17 still show the carrier wafer 700 and the semiconductor structure 200 not being turned, to be consistent with FIGS. 2 and 4 .
- each of the trenches 214 corresponding to the semiconductor device 300 is disposed beneath a corresponding one of the STI structures 206 , and is disposed between corresponding two of the DTI structures 402 that penetrate the corresponding one of the STI structures 206 .
- Each of the trenches 214 corresponds in position to a corresponding one of the first metal layers 502 .
- the number and position of the trenches 214 may be changed according to practical requirements.
- a photoresist layer may be formed on a backside 216 of the mask layer 212 to serve as an etching mask for etching the mask layer 212 , followed by using the etched mask layer 212 as an etching mask to etch the dielectric blanket layer 210 and the semiconductor substrate 202 using a suitable technique (e.g., plasma dry etching, etc.), thereby forming the trenches 214 .
- the trenches 214 penetrate the mask layer 212 and the dielectric blanket layer 210 and into the semiconductor substrate 202 to expose the STI structures 206 .
- each of the trenches 214 may have a high aspect ratio, which may be difficult to obtain by etching techniques (e.g., plasma dry etching, etc.).
- FIG. 7 is an enlarged view taken from a dotted box (B 2 ) in FIG. 6 and is turned upside down.
- the trench 214 formed by the etching process terminates at the STI structure 206 ; and, in other embodiments, the trench 214 may slightly extend into the STI structure 206 .
- the trench 214 may be defined by a trench-defining wall 218 , which includes a side wall portion 220 and a bottom wall portion 222 .
- the side wall portion 220 may be defined by the semiconductor substrate 202 , the dielectric blanket layer 210 and the mask layer 212 , and the bottom wall portion 222 may be defined by the STI structure 206 .
- the method 100 then proceeds to block 110 , where a dielectric filling layer is formed.
- the dielectric filling layer 224 is formed on the backside 216 of the mask layer 212 (see FIG. 6 ) and in the trenches 214 .
- the dielectric filling layer 224 may be formed using CVD, ALD, PVD, other suitable techniques, or any combination thereof.
- FIG. 9 is an enlarged view taken from a dotted box (B 3 ) in FIG. 8 and is turned upside down.
- the dielectric filling layer 224 is formed on the backside 216 of the mask layer 212 (see FIG.
- the dielectric filling layer 224 may include a first portion 262 that is formed on the backside 216 of the mask layer 212 , and a second portion 264 that is formed on the trench-defining wall 218 . In some embodiments, since the second portion 264 of the dielectric filling layer 224 is formed in the trench 214 , the thickness of the second portion 264 may be smaller than the thickness of the first portion 262 of the dielectric filing layer 224 .
- each of the first and second portions 262 , 264 of the dielectric filling layer 224 may include a first sub-layer 226 disposed on the backside 216 of the mask layer 212 and the trench-defining wall 218 , and a second sub-layer 228 disposed on the first sub-layer 226 .
- the first sub-layer 226 may be made of an oxide-based material, such as silicon-oxide-based materials (e.g., SiO 2 ), other suitable materials, or any combination thereof.
- the second sub-layer 228 may be made of a nitride-based material, such as silicon-nitride-based materials (e.g., Si 3 N 4 ), other suitable materials, or any combination thereof.
- the first sub-layer 226 may have a thickness ranging from about 400 ⁇ to about 600 ⁇ , from about 400 ⁇ to about 450 ⁇ , from about 450 ⁇ to about 500 ⁇ , from about 500 ⁇ to about 550 ⁇ , or from about 550 ⁇ to about 600 ⁇ , but other ranges of values are also within the scope of this disclosure.
- the second sub-layer 228 may have a thickness ranging from about 1000 ⁇ to about 2000 ⁇ , from about 1000 ⁇ to about 1350 ⁇ , from about 1350 ⁇ to about 1500 ⁇ , from about 1500 ⁇ to about 1650 ⁇ , or from about 1650 ⁇ to about 2000 ⁇ , but other ranges of values are also within the scope of this disclosure.
- the first sub-layer 226 may serve as a barrier or a spacer for the subsequently formed conductive structure 240 (see FIG. 13 ) (e.g., a backside through-substrate via (BTSV)), which will be described more specifically hereinafter. If the thickness of the first sub-layer 226 is too small, such as less than about 400 ⁇ , the first sub-layer 226 may fail to serve as a barrier/spacer layer.
- BTSV backside through-substrate via
- the first sub-layer 226 may occupy too much space of the trench 214 , making it difficult to form the conductive structure 240 in the trench 214 or causing the conductive structure 240 to have high resistance since the overall volume of the conductive structure 240 is reduced.
- the second sub-layer 228 may serve as a filler which may improve the uniformity of the trench 214 , allowing the conductive structure 240 to be formed with less defects in the trench 214 and with better adhesion to the STI structure 206 , the semiconductor substrate 202 , the dielectric blanket layer 210 and the mask layer 212 .
- the second sub-layer 228 may fail to serve as a filler. If the thickness of the second sub-layer 228 is too large, such as greater than about 2000 ⁇ , the second sub-layer 228 may occupy too much space of the trench 214 , making it difficult to form the conductive structure 240 in the trench 214 or causing the conductive structure 240 to have high resistance since the overall volume of the conductive structure 240 is reduced.
- the method 100 then proceeds to block 112 , where the trenches are extended.
- the trenches 214 are extended into the first metal layers 502 using a suitable technique (e.g., plasma dry etching, etc.).
- FIG. 11 is an enlarged view taken from a dotted box (B 4 ) in FIG. 10 and is turned upside down.
- the trench 214 is extended to the first metal layer 502 with the second portion 264 of the dielectric filling layer 224 on the bottom wall portion 222 of the trench-defining wall 218 (see FIGS.
- the trench 214 is defined by a trench-defining wall 230 , which includes a first portion 232 , a second portion 234 connected to the first portion 232 , and a third portion 236 connected to the second portion 234 .
- the first portion 232 is defined by the second portion 264 of the dielectric filling layer 224 (see FIG. 9 ) formed on the side wall portion 220 of the trench-defining wall 218 (se FIG. 7 )
- the second portion 234 is defined by the STI structure 206 and the dielectric structure 204
- the third portion 236 is defined by the first metal layer 502 .
- the method 100 then proceeds to block 114 , where a plurality of the conductive structures are formed.
- a conductive material is first formed on the first portion 262 of the dielectric filling layer 224 to fill the trenches 214 (see FIG. 10 ), and the conductive material outside of the trenches 214 (i.e., the conductive material on the first portion 262 of the dielectric filling layer 224 ) is removed to form the conductive structures 240 respectively disposed on the trenches 214 , thereby obtaining the semiconductor feature 800 .
- the first portion 262 of the dielectric filling layer 224 may be slightly removed during removal of the conductive material (i.e., the thickness of the dielectric filling layer 224 on the backside 216 of the mask layer 212 (see FIG. 6 ) may be slightly reduced).
- the conductive material may be formed using ALD, CVD, PVD, plating, other suitable techniques, or any combination thereof.
- the conductive material may be Cu, W, other suitable materials, or any combination thereof.
- the conductive structures 240 may be made of Cu, W, other suitable materials, or any combination thereof.
- the semiconductor feature 800 includes the semiconductor substrate 202 , the dielectric structure 204 disposed on the semiconductor substrate 202 , the dielectric blanket layer 210 disposed on the semiconductor substrate 202 opposite to the dielectric structure 204 , and the mask layer 212 disposed on the dielectric blanket layer 210 .
- the semiconductor feature 800 further includes the dielectric filling layer 224 which includes the first portion 262 disposed on the mask layer 212 .
- the semiconductor feature 800 further includes the semiconductor device 300 disposed on the semiconductor substrate 202 , the another semiconductor device 600 disposed on the semiconductor substrate 202 , the interconnecting structure 500 disposed in the dielectric structure 204 and electrically connected to the semiconductor device 300 , and the another interconnecting structure 500 ′ disposed in the dielectric structure 204 and electrically connected to the another semiconductor device 600 .
- the semiconductor feature 800 further includes the carrier wafer 700 that is connected to the top surface 208 of the dielectric structure 204 (see FIG. 2 ) and top surfaces of the top metal layers 510 of the interconnecting structure 500 .
- the semiconductor feature 800 further includes the another STI structure 320 ′ surrounding the another semiconductor device 600 , and a plurality of the STI structures 206 (three are exemplified in FIG. 12 , but other numbers are also possible in other embodiments) that are formed in the semiconductor substrate 202 , and that surround the semiconductor device 300 .
- each of the STI structures 206 corresponds in position to corresponding one of the first metal layers 502 in a direction (V), which may be substantially perpendicular to a horizontal surface of the semiconductor substrate 202 in some embodiments.
- each of the STI structures 206 is aligned with the corresponding one of the first metal layers 502 in the direction (V).
- the semiconductor feature 800 further includes the isolation feature 400 , which includes a plurality of the DTI structures 402 .
- the DTI structures 402 are formed in the semiconductor substrate 202 and the STI structures 206 .
- each of the DTI structures 402 penetrates the semiconductor substrate 202 and a corresponding one of the STI structures 206 .
- the semiconductor feature 800 further includes a plurality of the conductive structures 240 that are formed in the mask layer 212 , the dielectric blanket layer 210 , the semiconductor substrate 202 , the STI structures 206 (or the another STI structure 320 ′) and the dielectric structure 204 , and that are electrically connected to the first metal layers 502 .
- each of the conductive structures 240 penetrates the mask layer 212 , the dielectric blanket layer 210 , the semiconductor substrate 202 , a corresponding one of the STI structures 206 (or the another STI structure 320 ′), into the dielectric structure 204 to be electrically connected to a corresponding one of the first metal layers 502 .
- each of the conductive structures 240 is disposed between corresponding two of the DTI structures 402 (see left side of the semiconductor feature 800 in FIG. 12 ).
- FIG. 13 is an enlarged view taken from a dotted box (B 5 ) in FIG. 12 and is turned upside down.
- the conductive structure 240 penetrates the mask layer 212 , the dielectric blanket layer 210 , the semiconductor substrate 202 , the STI structure 206 , and extends into the dielectric structure 204 to be electrically connected to the first metal layers 502 .
- the conductive structure 240 may partially extend into the first metal layers 502 .
- the conductive structure 240 is disposed between the DTI structures 402 , and is surrounded by one of the DTI structures 402 .
- the conductive structure 240 has a first portion (A 1 ) (e.g., a lower portion) that is surrounded by the second portion 264 of the dielectric filling layer 224 .
- the conductive structure 240 further has a second portion (A 2 ) (e.g., an upper portion) that is disposed between the first portion (A 1 ) and the first metal layers 502 , that is outside of the dielectric filling layer 224 (i.e., that is not surrounded by the second portion 264 of the dielectric filling layer 224 ), and that is surrounded by the STI structure 206 and the dielectric structure 204 .
- each of the DTI structures 402 may have a maximum width (W 1 ) ranging from about 0.6 ⁇ m to about 1.2 ⁇ m, from about 0.6 ⁇ m to about 0.8 ⁇ m, from about 0.8 ⁇ m to about 1 ⁇ m, or from about 1 ⁇ m to about 1.2 ⁇ m, but other ranges of values are also within the scope of this disclosure. If the maximum width (W 1 ) of each of the DTI structures 402 is too small, such as smaller than about 0.6 ⁇ m, the DTI structure 402 may not be able to protect the semiconductor device 300 (see FIG. 12 ) (e.g., a leakage current flowing through the DTI structure 402 may damage the semiconductor device 300 or other components not shown in the figure).
- each of the DTI structures 402 is too large, such as greater than about 1.2 ⁇ m, the overall dimension of the semiconductor feature 800 (see FIG. 12 ) may be undesirably increased, and the production cost will be higher since a larger amount of material is needed to form the DTI structure 402 .
- the conductive structure 240 has a maximum width (W 2 ) ranging from about 3.5 ⁇ m to about 4.5 ⁇ m, from about 3.5 ⁇ m to about 3.8 ⁇ m, from about 3.8 ⁇ m to about 4 ⁇ m, from about 4 ⁇ m to about 4.2 ⁇ m, or from about 4.2 ⁇ m to about 4.5 ⁇ m, but other ranges of values are also within the scope of this disclosure. If the maximum width (W 2 ) of the conductive structure 240 is too small, such as smaller than about 3.5 ⁇ m, the electrical resistance may be too high.
- the maximum width (W 2 ) of the conductive structure 240 is too large, such as greater than about 4.5 ⁇ m, the overall dimension of the semiconductor feature 800 (see FIG. 12 ) may be undesirably increased, and the production cost will be higher since a larger amount of material is needed to form the conductive structure 240 .
- a minimum distance (D 1 ) between the dielectric filling layer 224 or the conductive structure 240 and one of the adjacent DTI structures 402 may range from about 0.5 ⁇ m to about 1 ⁇ m, from about 0.5 ⁇ m to about 0.6 ⁇ m, from about 0.6 ⁇ m to about 0.7 ⁇ m, from about 0.7 ⁇ m to about 0.8 ⁇ m, from about 0.8 ⁇ m to about 0.9 ⁇ m, or from about 0.9 ⁇ m to about 1 ⁇ m, but other ranges of values are also within the scope of this disclosure.
- the minimum distance (D 1 ) between the dielectric filling layer 224 or the conductive structure 240 and one of the adjacent DTI structures 402 is too small (i.e., a minimum distance between the trench 214 (see FIG. 11 ) and one of the adjacent DTI structures 402 ), such as smaller than about 0.5 ⁇ m, the one of the adjacent DTI structures 402 may be etched during the process of forming the trench 214 , which may cause the dimension of the trench 214 to be non-uniform since the DTI structures 402 are harder to etch compared with the semiconductor substrate 202 .
- the minimum distance (D 1 ) between the dielectric filling layer 224 or the conductive structure 240 and one of the adjacent DTI structures 402 is too large, such as greater than about 1 ⁇ m, the overall dimension of the semiconductor feature 800 (see FIG. 12 ) may be undesirably increased.
- the method 100 then proceeds to block 116 , where a passivation layer is formed.
- the passivation layer 242 is disposed on the first portion 262 of the dielectric filling layer 224 (see FIG. 12 ), and may include a first passivation sub-layer 244 disposed on the first portion 262 of the dielectric filling layer 224 and a second passivation sub-layer 246 disposed on the first passivation sub-layer 244 .
- the first passivation sub-layer 244 may be made of a nitride-based material, such as silicon nitride, other suitable materials, or any combination thereof.
- the second passivation sub-layer 246 may be made of an oxide-based material, such as USG, other suitable materials, or any combination thereof.
- the first passivation sub-layer 244 may serve as an etching stop layer for a subsequent process of etching the second passivation sub-layer 246 .
- the first passivation sub-layer 244 may have a thickness (T 4 ) ranging from about 1000 ⁇ to about 2000 ⁇ , from about 1000 ⁇ to about 1350 ⁇ , from about 1350 ⁇ to about 1500 ⁇ , from about 1500 ⁇ to about 1650 ⁇ , or from about 1650 ⁇ to about 2000 ⁇ , but other ranges of values are also within the scope of this disclosure.
- the first passivation sub-layer 244 may not be able to effectively serve as an etching stop layer to be used for etching the second passivation sub-layer 246 . If the thickness (T 4 ) of the first passivation sub-layer 244 is too large, such as greater than about 2000 ⁇ , it may be difficult to perform etching through the first passivation sub-layer 244 in a subsequent etching process, which will be described hereinafter.
- the second passivation sub-layer 246 may have a thickness (T 5 ) ranging from about 7000 ⁇ to about 10000 ⁇ , from about 7000 ⁇ to about 7650 ⁇ , from about 7650 ⁇ to about 8000 ⁇ , from about 8000 ⁇ to about 8500 ⁇ , from about 8500 ⁇ to about 9350 ⁇ , or from about 9350 ⁇ to about 10000 ⁇ , but other ranges of values are also within the scope of this disclosure. If the thickness (T 5 ) of the second passivation sub-layer 246 is too small, such as smaller than about 7000 ⁇ , the second passivation sub-layer 246 may not be able to isolate a subsequently formed connecting feature 252 (see FIG.
- the second passivation sub-layer 246 is too large, such as greater than about 10000 ⁇ , the production cost will be higher since a larger amount of material is needed to form the second passivation sub-layer 246 .
- the method 100 then proceeds to block 118 , where the passivation layer is etched.
- the passivation layer 242 is etched to form a plurality of via holes 250 each corresponding in position to a respective one of the conductive structures 240 .
- each of the via holes 250 is aligned with the respective one of the conductive structures 240 in the direction (V).
- the via holes 250 may be formed using a suitable technique, such as plasma dry etching, etc.
- the method 100 then proceeds to block 120 , where a connecting layer is formed.
- the connecting layer 248 is formed on a backside 256 of the second passivation sub-layer 246 of the passivation layer 242 (see FIG. 15 ) to fill the via holes 250 (see FIG. 15 ).
- the connecting layer 248 may be made of an aluminum-based material, such as Al—Cu alloy, other suitable materials, or any combination thereof.
- the connecting layer 248 may be made using PVD, plating, other suitable techniques, or any combination thereof.
- the method 100 then proceeds to block 122 , where the connecting layer 248 is etched.
- the connecting layer 248 (see FIG. 16 ) is etched to form the connecting feature 252 which includes a plurality of connecting pads 254 that are spaced apart from each other and that are respectively connected to the conductive structures 240 .
- the connecting feature 252 may further include a metal grid 258 for grounding purpose and/or serving as a reduced surface field (RESURF) layer.
- the metal grid 258 is finger-shaped or is of other suitable shapes, and may include a plurality of grid portions 260 .
- each of the grid portions 260 may have a maximum width (W 3 ) ranging from about 20 ⁇ m to about 45 ⁇ m, from about 20 ⁇ m to about 25 ⁇ m, from about 25 ⁇ m to about 30 ⁇ m, from about 30 ⁇ m to about 35 ⁇ m, from about 35 ⁇ m to about 40 ⁇ m, or from about 40 ⁇ m to about 45 ⁇ m, but other ranges of values are also within the scope of this disclosure. If the maximum width (W 3 ) of each of the grid portions 260 is too small, such as less than about 20 ⁇ m, it may be difficult to precisely land a next-level interconnect (not shown) on the grid portion 260 .
- a minimum distance (D 2 ) between adjacent two of the grid portions 260 of the metal grid 258 may be greater than about 2 ⁇ m. If the minimum distance (D 2 ) is too small, such as smaller than about 2 ⁇ m, the grid portions 260 of the metal grid 258 may not be insulated from each other. In some embodiments, a minimum distance (D 3 ) between the metal grid 258 and an adjacent one of the connecting pads 254 of the connecting feature 252 may be not less than about 2 ⁇ m. If the minimum distance (D 3 ) is too small, such as smaller than about 2 ⁇ m, the metal grid 258 and the adjacent one of the connecting pads 254 of the connecting feature 252 may not be insulated from each other, which may cause short circuit issues.
- the dielectric blanket layer 210 , the mask layer 212 , the first portion 262 of the dielectric filling layer 224 , the first passivation sub-layer 244 and the second passivation sub-layer 246 (all of which may be collectively referred to as a passivation structure 266 ) disposed underneath the semiconductor substrate 202 opposite to the carrier wafer 700 may serve as a composite passivation layer, which may have the same function as that of the insulator layer of a silicon-on-insulator (SOI) wafer. Therefore, the semiconductor feature 800 can be made using a bulk silicon wafer, which is lower in cost compared with an SOI wafer, without use of the SOI wafer.
- SOI silicon-on-insulator
- the conductive structures 240 are formed after formation of the interconnecting structure 500 , and is connected to the semiconductor device 300 (i.e., after the back-end-of-line (BEOL) process of making the semiconductor device 300 ). Therefore, possible contamination of the semiconductor device 300 , a large portion of which usually occurs during the front-end-of-line (FEOL) process, may be minimized.
- BEOL back-end-of-line
- a semiconductor feature includes a semiconductor substrate, a dielectric structure, a semiconductor device, an interconnecting structure, a shallow trench isolation structure, two deep trench isolation structures, a passivation structure and a conductive structure.
- the dielectric structure is disposed on the semiconductor substrate.
- the semiconductor device is disposed on the semiconductor substrate.
- the interconnecting structure is disposed in the dielectric structure, and is electrically connected to the semiconductor device.
- the shallow trench isolation structure is disposed in the semiconductor substrate, and surrounds the semiconductor device.
- the deep trench isolation structures penetrate the semiconductor substrate and the shallow trench isolation structure, and surround the semiconductor device.
- the passivation structure is connected to the semiconductor substrate and the deep trench isolation structures, and is located opposite to the interconnecting structure.
- the conductive structure is surrounded by the passivation structure, penetrates the semiconductor substrate and the shallow trench isolation structure into the dielectric structure, is located between the deep trench isolation structures, and is electrically connected to the semiconductor device via the interconnecting structure.
- the interconnecting structure includes a first metal layer adjacent to the semiconductor device, and a second metal layer away from the semiconductor device.
- the conductive structure is connected to the first metal layer of the interconnecting structure.
- the semiconductor feature further includes a carrier wafer connected to surfaces of the dielectric structure and the second metal layer of the interconnecting structure opposite to the semiconductor substrate.
- the passivation structure includes a dielectric blanket layer disposed on the backside of the semiconductor substrate, and a mask layer disposed on the dielectric blanket layer.
- the mask layer is made of an oxide-based material.
- the dielectric blanket layer is made of a high-k material.
- the passivation structure further includes a passivation layer disposed on the mask layer, and includes a first passivation sub-layer disposed on the mask layer and a second passivation sub-layer disposed on the first passivation sub-layer.
- the first passivation sub-layer is made of a nitride-based material
- the second passivation sub-layer is made of an oxide-based material.
- the semiconductor feature further includes a dielectric filling layer including a first portion disposed between the mask layer and the first passivation sub-layer, and a second portion surrounding the conductive structure.
- the dielectric filling layer is made of a nitride-based material.
- the semiconductor feature further includes a dielectric filling layer.
- a portion of the dielectric filling layer is made of a nitride-based material and surrounds the conductive structure.
- the conductive structure includes a first portion surrounded by the passivation structure, and a second portion connected between the first portion of the conductive structure and the interconnecting structure.
- the second portion is located outside of the portion of the dielectric filling layer.
- the conductive structure is separated from the deep trench isolation structures by the semiconductor substrate.
- the conductive structure has a maximum width ranging from about 3.5 ⁇ m to about 4.5 ⁇ m.
- each of the deep trench isolation structures has a maximum width ranging from about 0.6 ⁇ m to about 1.2 ⁇ m.
- a minimum distance between the conductive structure and one of the deep trench isolation structures ranges from about 0.5 ⁇ m to about 1 ⁇ m.
- the semiconductor feature includes a semiconductor substrate, a dielectric structure, a semiconductor device, an interconnecting structure, a plurality of shallow trench isolation structures, a plurality of deep trench isolation structures, a passivation structure and a plurality of conductive structures.
- the dielectric structure is disposed on the semiconductor substrate.
- the semiconductor device is disposed on the semiconductor substrate.
- the interconnecting structure is disposed in the dielectric structure, is electrically connected to the semiconductor device, and includes a plurality of first metal layers adjacent to the semiconductor devices and a plurality of second metal layers away from the semiconductor devices.
- the shallow trench isolation structures are disposed in the semiconductor substrate, surround the semiconductor device, and are respectively aligned with the first metal layers along a direction which is substantially perpendicular to a horizontal surface of the semiconductor substrate.
- the deep trench isolation structures are disposed in the semiconductor substrate and surround the semiconductor device. Each of the shallow trench isolation structures is penetrated by corresponding two of the deep trench isolation structures.
- the passivation structure is connected to the semiconductor substrate and the deep trench isolation structures, and is located opposite to the interconnecting structure.
- the conductive structures are surrounded by the passivation structure. Each of the conductive structures is located between corresponding two of the deep trench isolation structures, and penetrates the semiconductor substrate and a corresponding one of the shallow trench isolation structures into the dielectric structure to be electrically connected to a corresponding one of the first metal layers.
- the semiconductor feature further includes a dielectric filling layer surrounding a portion of each of the conductive structures, and is connected between the conductive structures and the semiconductor substrate.
- the passivation structure includes a high-k dielectric blanket layer disposed on the semiconductor substrate opposite to the interconnecting structure, an oxide-based mask layer disposed on the high-k dielectric blanket layer, a nitride-based first passivation sub-layer disposed on the oxide-based mask layer, and an oxide-based second passivation sub-layer disposed on the nitride-based first passivation sub-layer.
- the semiconductor feature further includes a plurality of connecting pads.
- Each of the connecting pads penetrates the nitride-based first passivation sub-layer and the oxide-based second passivation sub-layer, and is electrically connected to a corresponding one of the conductive structures.
- the semiconductor feature further includes a metal grid disposed on the oxide-based second passivation sub-layer, and is separated from the connecting pads.
- a method for manufacturing a semiconductor feature includes: forming a semiconductor structure including a semiconductor substrate, a semiconductor device disposed on the semiconductor substrate, a dielectric structure disposed on the semiconductor substrate, a shallow trench isolation structure disposed in the semiconductor substrate and surrounding the semiconductor device, two deep trench isolation structures disposed in the semiconductor substrate, penetrating the shallow trench isolation structure and surrounding the semiconductor device, and an interconnecting structure disposed in the dielectric structure, electrically connected to the semiconductor device and including a first metal layer adjacent to the semiconductor device and a second metal layer away from the semiconductor device; connecting a carrier wafer to surfaces of the dielectric structure and the second metal layer opposite to the semiconductor substrate; reducing the thickness of the semiconductor substrate from a side of the semiconductor substrate opposite to the semiconductor device until the deep trench isolation structures are exposed; forming a dielectric blanket layer on the semiconductor substrate opposite to the semiconductor device; forming a mask layer on the dielectric blanket layer; forming a trench penetrating the mask layer and the dielectric blanket layer into the semiconductor substrate
- the method further includes: forming a first passivation sub-layer on the mask layer opposite to the dielectric blanket layer, the first passivation sub-layer being made of a nitride-based material; forming a second passivation sub-layer disposed on the first passivation sub-layer opposite to the mask layer, the second passivation sub-layer being made of an oxide-based material; forming a via hole in the first and second passivation sub-layers to expose the conductive feature; forming a connecting layer on the second passivation sub-layer and filling the via hole to be electrically connected to the conductive feature; and etching the connecting layer to form a connecting feature which includes a connecting pad electrically connected to the conductive feature.
- the step of etching the connecting layer further includes forming a metal grid which is disposed on the second passivation sub-layer and which is separated from the connecting pad.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Geometry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
- This application claims priority of U.S. Provisional Application No. 63/185,616 filed on May 7, 2021, the contents of which is incorporated herein by reference in its entirety.
- Nowadays, although electronic devices with low power consumption are rather popular for applications in portable devices, etc., there are also high demands in high power devices, which can be applied in various fields, such as industrial control system, aviation, automobile, etc. Stringent quality standards need to be applied in those fields so as to ensure the safety of the operators or passengers. In addition, with the increasing manufacturing costs associated with continuous shrinkage of semiconductor devices, it is also desirable to manufacture semiconductor devices with reduced cost.
- Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
-
FIG. 1 is a flow chart of a method for manufacturing a semiconductor feature in accordance with some embodiments. -
FIGS. 2 to 17 are intermediate steps of the method for manufacturing the semiconductor feature in accordance with some embodiments. - The following disclosure provides many different embodiments, or examples, for implementing different features of the invention. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- Further, spatially relative terms, such as “on,” “above,” “over,” “downwardly,” “upwardly,” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
-
FIG. 1 illustrates amethod 100 for manufacturing a semiconductor feature 800 (seeFIG. 12 ) in accordance with some embodiments.FIGS. 2 to 11 are schematic views showing intermediate stages of themethod 100 as depicted inFIG. 1 . Additional steps which are not limited to those described in themethod 100, can be provided before, after or during manufacturing of thesemiconductor feature 800, and some of the steps described herein may be replaced by other steps or be eliminated. Similarly, additional features may be present in thesemiconductor feature 800, and/or features present may be replaced or eliminated in additional embodiments. - Referring to
FIG. 1 , themethod 100 begins atblock 102, where a semiconductor structure is formed. Referring to the example illustrated inFIG. 2 , thesemiconductor structure 200 includes asemiconductor substrate 202, adielectric structure 204 disposed on thesemiconductor substrate 202, asemiconductor device 300 disposed on thesemiconductor substrate 202, anisolation feature 400 formed in thesemiconductor substrate 202 and surrounding thesemiconductor device 300, and aninterconnecting structure 500 formed in thedielectric structure 204 and being electrically connected to thesemiconductor device 300. - In accordance with some embodiments of the present disclosure, the
semiconductor substrate 202 may be a bulk semiconductor substrate made of elemental semiconductor or compound semiconductor. The elemental semiconductor may contain a single species of atoms, such as Si, Ge or other suitable materials, e.g., other elements from column XIV of the periodic table. The compound semiconductor may be composed of at least two elements, such as GaAs, SiC, SiGe, GaP, InSb, InAs, InP, GaAsP, GaInP, GalnAs, AlGaAs, AlInAs, GaInAsP, or other suitable materials. In some embodiments, the composition of the compound semiconductor may change from one ratio at one location to another ratio at a different location (i.e., the compound semiconductor may have a gradient composition). -
FIG. 3 is an enlarged view taken from the dotted box (B1) inFIG. 2 , and schematically shows thesemiconductor device 300 along with a portion of theinterconnecting structure 500. In accordance with some embodiments of the present disclosure, thesemiconductor device 300 is exemplified as an N-type lateral diffusion metal oxide semiconductor (NLDMOS) which may be used as a BIPOLAR-CMOS-DMOS (BCD) power device with a high operation voltage (e.g., about 20 V to about 120 V (e.g., about 100 V), but other ranges of voltage values are also possible), but other types of semiconductor devices are also within the scope of this disclosure. In some embodiments, thesemiconductor device 300 includes a first N-well 302, a second N-well 304 formed in the first N-well 302, a first P-well 306 formed in the first N-well 302, a second P-well 308 formed in the first N-well 302, adrain region 310 formed in the second N-well 304, first andsecond source regions wells second bulk regions wells semiconductor structure 200 further includes a plurality of shallow trench isolation (STI)structures 206, in which one of theSTI structures 206 surrounds thedrain region 310 and theremaining STI structures 206 surround the one of theSTI structure 206. In some embodiments, thesemiconductor device 300 further includes twogate structures 322 that are disposed on the first N-well 302 and the one of theSTI structure 206. In some embodiments, theinterconnecting structure 500 includes afirst group 502′ of first metal layers 502 (e.g., lowest-level metal layers) that are disposed in thedielectric structure 204 and that are located above thesemiconductor device 300, and a plurality ofcontacts 504 that are connected between thefirst group 502′ of thefirst metal layers 502 and thedrain region 310, the first andsecond source regions second bulk regions gate structures 322. - Referring to
FIGS. 2 and 3 , in some embodiments, thedrain region 310, the first andsecond source regions second bulk regions gate structures 322 of thesemiconductor device 300 may be redirected to asecond group 502″ of thefirst metal layers 502 outside of the dotted box (B1) (i.e., spaced apart from thefirst group 502′ of the first metal layers 502) throughmultiple vias 508 and multiple upper metal layers 506 (e.g., second metal layers, third metal layers, etc.).FIG. 2 schematically only shows seven layers of metal (i.e., thefirst metal layers 502 to theseventh metal layers 506′), but the number of the metal layers may be less or more according to practical requirements. In addition, the leftmostfirst metal layer 502 may be redirected to be electrically connected to other components (not shown). In some embodiments, theinterconnecting structure 500 further includes multipletop metal layers 510 that may be electrically connected to the remaining metal layers (e.g., the upper metal layers 506) and/or other interconnecting structures not shown in the figures. The connection structures between theupper metal layers 506 and thetop metal layers 510 are omitted for the sake of brevity. In some embodiments, thefirst metal layers 502 are lowest-level metal layers (i.e., bottommost metal layers) that are located adjacent to thesemiconductor device 300, and thetop metal layers 510 are highest-level metal layers (i.e., topmost metal layers) that are located away from thesemiconductor device 300. In some embodiments, thetop metal layers 510 may be exposed from atop surface 208 of thedielectric structure 204. - Referring to
FIG. 2 , in some embodiments, theisolation feature 400 includes a plurality of deep trench isolation (DTI)structures 402 that surround thesemiconductor device 300. In some embodiments, each of theSTI structures 206 surrounding the semiconductor device 300 (not including theSTI structure 206 surrounding thedrain region 310 of the semiconductor device 300) is penetrated by corresponding two of theDTI structures 402, which are separated from each other. - Referring to
FIG. 2 , in some embodiments, thesemiconductor structure 200 may further include anothersemiconductor device 600 that is disposed on thesemiconductor substrate 202, that is surrounded by anotherSTI structure 320′, and that is electrically connected to anotherinterconnecting structure 500′. In some embodiments, thesemiconductor device 600 may be a logic device, other suitable devices, or any combination thereof. - Referring to
FIG. 1 , themethod 100 then proceeds to block 104, where the thickness of the semiconductor substrate is reduced. Referring toFIG. 4 , in some embodiments, acarrier wafer 700 may be bonded to thetop surface 208 of the dielectric structure 204 (seeFIG. 2 ) and top surfaces of thetop metal layers 510, and the thickness of thesemiconductor substrate 202 may be reduced by removing a part of thesemiconductor substrate 202 from abackside 209 thereof (seeFIG. 2 ) using mechanical polishing, chemical mechanical planarization (CMP), other suitable techniques, or any combination thereof. In some embodiments, the carrier wafer 700 may support thesemiconductor structure 200 and/or may be held during the thickness-reducing process. In some embodiments, the thickness-reducing process may be terminated when theisolation feature 400 is exposed from thebackside 209′ of thesemiconductor substrate 202; and, in other embodiments, a lower portion of theisolation feature 400 may be slightly removed. - Referring to
FIG. 1 , themethod 100 then proceeds to block 106, where a dielectric blanket layer and a mask layer are formed. Referring toFIG. 5 , in some embodiments, thedielectric blanket layer 210 is formed on thebackside 209′ of the semiconductor substrate 202 (seeFIG. 4 ), and themask layer 212 is formed on thedielectric blanket layer 210. In some embodiments, each of thedielectric blanket layer 210 and themask layer 212 may be formed by chemical vapor deposition (CVD), atomic layer deposition (ALD), physical vapor deposition (PVD), other suitable techniques, or any combination thereof. In some embodiments, thedielectric blanket layer 210 may serve to cover thebackside 209′ of thesemiconductor substrate 202, which may contain some defects introduced during the thickness-reducing process. In some embodiments, thedielectric blanket layer 210 may be made of a suitable material, such as a high-k material (e.g., HfSiO, HfO2, Al2O3, ZrO2, La2O3, TiO2, Y2O3, SrTiO3, other suitable materials, or any combination thereof). In some embodiments, thedielectric blanket layer 210 may have a thickness (T1) ranging from about 500 Å to about 700 Å, from about 500 Å to about 550 Å, from about 550 Å to about 600 Å, from about 600 Å to about 650 Å, or from about 650 Å to about 700 Å, but other ranges of values are also within the scope of this disclosure. If the thickness of thedielectric blanket layer 210 is too small, such as smaller than about 500 Å, thedielectric blanket layer 210 may not effectively cover the aforementioned defects. If the thickness of thedielectric blanket layer 210 is too large, such as greater than about 700 Å, the overall dimension of the semiconductor feature 800 (seeFIG. 12 ) may be increased, which may be undesirable due to the current trend of device shrinkage. In some embodiments, themask layer 212 may serve as an etching mask layer for forming a plurality of trenches 214 (seeFIG. 6 ), which will be described hereinafter. In some embodiments, themask layer 212 may be made of an oxide-based material, such as undoped silicate glass (USG) (formed by low density or high density plasma), other suitable materials, or any combination thereof. In some embodiments, themask layer 212 may have a thickness (T2) ranging from about 3000 Å to about 5000 Å, from about 3000 Å to about 3600 Å, from about 3600 Å to about 4000 Å, from about 4000 Å to about 4400 Å, or from about 4400 Å to about 5000 Å, but other ranges of values are also within the scope of this disclosure. If the thickness of themask layer 212 is too small, such as smaller than about 3000 Å, themask layer 212 may not effectively serve as an etching mask layer, and the shape of thetrenches 214 formed by etching may be distorted. If the thickness of themask layer 212 is too large, such as greater than about 5000 Å, the overall dimension of the semiconductor feature 800 (seeFIG. 12 ) may be increased, which may be undesirable due to the current trend of device shrinkage. In some embodiments, the processes afterFIG. 4 may be conducted with thecarrier wafer 700 and thesemiconductor structure 200 being turned upside down. However,FIGS. 5, 6, 8, 10, 12, 14, 15, 16 and 17 still show thecarrier wafer 700 and thesemiconductor structure 200 not being turned, to be consistent withFIGS. 2 and 4 . - Referring to
FIG. 1 , themethod 100 then proceeds to block 108, where a plurality of the trenches are formed. Referring toFIG. 6 , in some embodiments, each of thetrenches 214 corresponding to thesemiconductor device 300 is disposed beneath a corresponding one of theSTI structures 206, and is disposed between corresponding two of theDTI structures 402 that penetrate the corresponding one of theSTI structures 206. Each of thetrenches 214 corresponds in position to a corresponding one of the first metal layers 502. The number and position of thetrenches 214 may be changed according to practical requirements. In some embodiments, a photoresist layer (not shown) may be formed on abackside 216 of themask layer 212 to serve as an etching mask for etching themask layer 212, followed by using the etchedmask layer 212 as an etching mask to etch thedielectric blanket layer 210 and thesemiconductor substrate 202 using a suitable technique (e.g., plasma dry etching, etc.), thereby forming thetrenches 214. Thetrenches 214 penetrate themask layer 212 and thedielectric blanket layer 210 and into thesemiconductor substrate 202 to expose theSTI structures 206. In some embodiments, thesemiconductor substrate 202 shown inFIG. 6 may have a thickness (T3) ranging from about 5 μm to about 10 μm, from about 5 μm to about 7 μm, or from about 7 μm to about 10 μm, but other ranges of values are also within the scope of this disclosure. If the thickness (T3) of thesemiconductor substrate 202 is too small, such as smaller than about 5 μm, there might be insufficient capability of dissipating heat from the semiconductor feature 800 (seeFIG. 12 ). If the thickness (T3) of thesemiconductor substrate 202 is too large, such as greater than about 10 μm, each of thetrenches 214 may have a high aspect ratio, which may be difficult to obtain by etching techniques (e.g., plasma dry etching, etc.). In addition, the high aspect ratio feature of thetrenches 214 may make it difficult to fill thetrenches 214 with conductive materials, which will be described hereinafter.FIG. 7 is an enlarged view taken from a dotted box (B2) inFIG. 6 and is turned upside down. As shown inFIG. 7 , in some embodiments, thetrench 214 formed by the etching process terminates at theSTI structure 206; and, in other embodiments, thetrench 214 may slightly extend into theSTI structure 206. In some embodiments, as shown inFIG. 7 , thetrench 214 may be defined by a trench-defining wall 218, which includes aside wall portion 220 and a bottom wall portion 222. In some embodiments, theside wall portion 220 may be defined by thesemiconductor substrate 202, thedielectric blanket layer 210 and themask layer 212, and the bottom wall portion 222 may be defined by theSTI structure 206. - Referring to
FIG. 1 , themethod 100 then proceeds to block 110, where a dielectric filling layer is formed. Referring toFIG. 8 , in some embodiments, thedielectric filling layer 224 is formed on thebackside 216 of the mask layer 212 (seeFIG. 6 ) and in thetrenches 214. In some embodiments, thedielectric filling layer 224 may be formed using CVD, ALD, PVD, other suitable techniques, or any combination thereof.FIG. 9 is an enlarged view taken from a dotted box (B3) inFIG. 8 and is turned upside down. In some embodiments, as shown inFIG. 9 , thedielectric filling layer 224 is formed on thebackside 216 of the mask layer 212 (seeFIG. 7 ), and on the trench-defining wall 218 (seeFIG. 7 ), including theside wall portion 220 and the bottom wall portion 222. In some embodiments, thedielectric filling layer 224 may include afirst portion 262 that is formed on thebackside 216 of themask layer 212, and asecond portion 264 that is formed on the trench-defining wall 218. In some embodiments, since thesecond portion 264 of thedielectric filling layer 224 is formed in thetrench 214, the thickness of thesecond portion 264 may be smaller than the thickness of thefirst portion 262 of thedielectric filing layer 224. In some embodiments, each of the first andsecond portions dielectric filling layer 224 may include afirst sub-layer 226 disposed on thebackside 216 of themask layer 212 and the trench-defining wall 218, and asecond sub-layer 228 disposed on thefirst sub-layer 226. In some embodiments, thefirst sub-layer 226 may be made of an oxide-based material, such as silicon-oxide-based materials (e.g., SiO2), other suitable materials, or any combination thereof. In some embodiments, thesecond sub-layer 228 may be made of a nitride-based material, such as silicon-nitride-based materials (e.g., Si3N4), other suitable materials, or any combination thereof. In some embodiments, thefirst sub-layer 226 may have a thickness ranging from about 400 Å to about 600 Å, from about 400 Å to about 450 Å, from about 450 Å to about 500 Å, from about 500 Å to about 550 Å, or from about 550 Å to about 600 Å, but other ranges of values are also within the scope of this disclosure. In some embodiments, thesecond sub-layer 228 may have a thickness ranging from about 1000 Å to about 2000 Å, from about 1000 Å to about 1350 Å, from about 1350 Å to about 1500 Å, from about 1500 Å to about 1650 Å, or from about 1650 Å to about 2000 Å, but other ranges of values are also within the scope of this disclosure. In some embodiments, thefirst sub-layer 226 may serve as a barrier or a spacer for the subsequently formed conductive structure 240 (seeFIG. 13 ) (e.g., a backside through-substrate via (BTSV)), which will be described more specifically hereinafter. If the thickness of thefirst sub-layer 226 is too small, such as less than about 400 Å, thefirst sub-layer 226 may fail to serve as a barrier/spacer layer. If the thickness of thefirst sub-layer 226 is too large, such as greater than about 600 Å, thefirst sub-layer 226 may occupy too much space of thetrench 214, making it difficult to form theconductive structure 240 in thetrench 214 or causing theconductive structure 240 to have high resistance since the overall volume of theconductive structure 240 is reduced. In some embodiments, thesecond sub-layer 228 may serve as a filler which may improve the uniformity of thetrench 214, allowing theconductive structure 240 to be formed with less defects in thetrench 214 and with better adhesion to theSTI structure 206, thesemiconductor substrate 202, thedielectric blanket layer 210 and themask layer 212. If the thickness of thesecond sub-layer 228 is too small, such as less than about 1000 Å, thesecond sub-layer 228 may fail to serve as a filler. If the thickness of thesecond sub-layer 228 is too large, such as greater than about 2000 Å, thesecond sub-layer 228 may occupy too much space of thetrench 214, making it difficult to form theconductive structure 240 in thetrench 214 or causing theconductive structure 240 to have high resistance since the overall volume of theconductive structure 240 is reduced. - Referring to
FIG. 1 , themethod 100 then proceeds to block 112, where the trenches are extended. Referring toFIG. 10 , thetrenches 214 are extended into thefirst metal layers 502 using a suitable technique (e.g., plasma dry etching, etc.).FIG. 11 is an enlarged view taken from a dotted box (B4) inFIG. 10 and is turned upside down. In some embodiments, as shown inFIG. 11 , thetrench 214 is extended to thefirst metal layer 502 with thesecond portion 264 of thedielectric filling layer 224 on the bottom wall portion 222 of the trench-defining wall 218 (seeFIGS. 7 and 9 ) being removed by the etching process; and, in other embodiments, thetrench 214 slightly extends into thefirst metal layer 502. In some embodiments, as shown inFIG. 11 , thetrench 214 is defined by a trench-definingwall 230, which includes afirst portion 232, asecond portion 234 connected to thefirst portion 232, and athird portion 236 connected to thesecond portion 234. In some embodiments, thefirst portion 232 is defined by thesecond portion 264 of the dielectric filling layer 224 (seeFIG. 9 ) formed on theside wall portion 220 of the trench-defining wall 218 (seFIG. 7 ), thesecond portion 234 is defined by theSTI structure 206 and thedielectric structure 204, and thethird portion 236 is defined by thefirst metal layer 502. - Referring to
FIG. 1 , themethod 100 then proceeds to block 114, where a plurality of the conductive structures are formed. Referring toFIG. 12 , a conductive material is first formed on thefirst portion 262 of thedielectric filling layer 224 to fill the trenches 214 (seeFIG. 10 ), and the conductive material outside of the trenches 214 (i.e., the conductive material on thefirst portion 262 of the dielectric filling layer 224) is removed to form theconductive structures 240 respectively disposed on thetrenches 214, thereby obtaining thesemiconductor feature 800. In some embodiments, thefirst portion 262 of thedielectric filling layer 224 may be slightly removed during removal of the conductive material (i.e., the thickness of thedielectric filling layer 224 on thebackside 216 of the mask layer 212 (seeFIG. 6 ) may be slightly reduced). In some embodiments, the conductive material may be formed using ALD, CVD, PVD, plating, other suitable techniques, or any combination thereof. In some embodiments, the conductive material may be Cu, W, other suitable materials, or any combination thereof. In other words, theconductive structures 240 may be made of Cu, W, other suitable materials, or any combination thereof. - In some embodiments, as shown in
FIG. 12 , thesemiconductor feature 800 includes thesemiconductor substrate 202, thedielectric structure 204 disposed on thesemiconductor substrate 202, thedielectric blanket layer 210 disposed on thesemiconductor substrate 202 opposite to thedielectric structure 204, and themask layer 212 disposed on thedielectric blanket layer 210. In some embodiments, thesemiconductor feature 800 further includes thedielectric filling layer 224 which includes thefirst portion 262 disposed on themask layer 212. In some embodiments, thesemiconductor feature 800 further includes thesemiconductor device 300 disposed on thesemiconductor substrate 202, the anothersemiconductor device 600 disposed on thesemiconductor substrate 202, the interconnectingstructure 500 disposed in thedielectric structure 204 and electrically connected to thesemiconductor device 300, and the another interconnectingstructure 500′ disposed in thedielectric structure 204 and electrically connected to the anothersemiconductor device 600. In some embodiments, thesemiconductor feature 800 further includes thecarrier wafer 700 that is connected to thetop surface 208 of the dielectric structure 204 (seeFIG. 2 ) and top surfaces of thetop metal layers 510 of the interconnectingstructure 500. In some embodiments, thesemiconductor feature 800 further includes the anotherSTI structure 320′ surrounding the anothersemiconductor device 600, and a plurality of the STI structures 206 (three are exemplified inFIG. 12 , but other numbers are also possible in other embodiments) that are formed in thesemiconductor substrate 202, and that surround thesemiconductor device 300. In some embodiments, each of theSTI structures 206 corresponds in position to corresponding one of thefirst metal layers 502 in a direction (V), which may be substantially perpendicular to a horizontal surface of thesemiconductor substrate 202 in some embodiments. In some embodiments, each of theSTI structures 206 is aligned with the corresponding one of thefirst metal layers 502 in the direction (V). In some embodiments, thesemiconductor feature 800 further includes theisolation feature 400, which includes a plurality of theDTI structures 402. In some embodiments, theDTI structures 402 are formed in thesemiconductor substrate 202 and theSTI structures 206. In some embodiment, each of theDTI structures 402 penetrates thesemiconductor substrate 202 and a corresponding one of theSTI structures 206. In some embodiments, thesemiconductor feature 800 further includes a plurality of theconductive structures 240 that are formed in themask layer 212, thedielectric blanket layer 210, thesemiconductor substrate 202, the STI structures 206 (or the anotherSTI structure 320′) and thedielectric structure 204, and that are electrically connected to the first metal layers 502. In some embodiments, each of theconductive structures 240 penetrates themask layer 212, thedielectric blanket layer 210, thesemiconductor substrate 202, a corresponding one of the STI structures 206 (or the anotherSTI structure 320′), into thedielectric structure 204 to be electrically connected to a corresponding one of the first metal layers 502. In some embodiments, each of theconductive structures 240 is disposed between corresponding two of the DTI structures 402 (see left side of thesemiconductor feature 800 inFIG. 12 ). -
FIG. 13 is an enlarged view taken from a dotted box (B5) inFIG. 12 and is turned upside down. In some embodiments, as shown inFIG. 13 , theconductive structure 240 penetrates themask layer 212, thedielectric blanket layer 210, thesemiconductor substrate 202, theSTI structure 206, and extends into thedielectric structure 204 to be electrically connected to the first metal layers 502. In some embodiments, theconductive structure 240 may partially extend into the first metal layers 502. In some embodiments, theconductive structure 240 is disposed between theDTI structures 402, and is surrounded by one of theDTI structures 402. In some embodiments, theconductive structure 240 has a first portion (A1) (e.g., a lower portion) that is surrounded by thesecond portion 264 of thedielectric filling layer 224. Theconductive structure 240 further has a second portion (A2) (e.g., an upper portion) that is disposed between the first portion (A1) and thefirst metal layers 502, that is outside of the dielectric filling layer 224 (i.e., that is not surrounded by thesecond portion 264 of the dielectric filling layer 224), and that is surrounded by theSTI structure 206 and thedielectric structure 204. In some embodiments, each of theDTI structures 402 may have a maximum width (W1) ranging from about 0.6 μm to about 1.2 μm, from about 0.6 μm to about 0.8 μm, from about 0.8 μm to about 1 μm, or from about 1 μm to about 1.2 μm, but other ranges of values are also within the scope of this disclosure. If the maximum width (W1) of each of theDTI structures 402 is too small, such as smaller than about 0.6 μm, theDTI structure 402 may not be able to protect the semiconductor device 300 (seeFIG. 12 ) (e.g., a leakage current flowing through theDTI structure 402 may damage thesemiconductor device 300 or other components not shown in the figure). If the maximum width (W1) of each of theDTI structures 402 is too large, such as greater than about 1.2 μm, the overall dimension of the semiconductor feature 800 (seeFIG. 12 ) may be undesirably increased, and the production cost will be higher since a larger amount of material is needed to form theDTI structure 402. In some embodiments, theconductive structure 240 has a maximum width (W2) ranging from about 3.5 μm to about 4.5 μm, from about 3.5 μm to about 3.8 μm, from about 3.8 μm to about 4 μm, from about 4 μm to about 4.2 μm, or from about 4.2 μm to about 4.5 μm, but other ranges of values are also within the scope of this disclosure. If the maximum width (W2) of theconductive structure 240 is too small, such as smaller than about 3.5 μm, the electrical resistance may be too high. If the maximum width (W2) of theconductive structure 240 is too large, such as greater than about 4.5 μm, the overall dimension of the semiconductor feature 800 (seeFIG. 12 ) may be undesirably increased, and the production cost will be higher since a larger amount of material is needed to form theconductive structure 240. In some embodiments, a minimum distance (D1) between thedielectric filling layer 224 or theconductive structure 240 and one of theadjacent DTI structures 402 may range from about 0.5 μm to about 1 μm, from about 0.5 μm to about 0.6 μm, from about 0.6 μm to about 0.7 μm, from about 0.7 μm to about 0.8 μm, from about 0.8 μm to about 0.9 μm, or from about 0.9 μm to about 1 μm, but other ranges of values are also within the scope of this disclosure. If the minimum distance (D1) between thedielectric filling layer 224 or theconductive structure 240 and one of theadjacent DTI structures 402 is too small (i.e., a minimum distance between the trench 214 (seeFIG. 11 ) and one of the adjacent DTI structures 402), such as smaller than about 0.5 μm, the one of theadjacent DTI structures 402 may be etched during the process of forming thetrench 214, which may cause the dimension of thetrench 214 to be non-uniform since theDTI structures 402 are harder to etch compared with thesemiconductor substrate 202. If the minimum distance (D1) between thedielectric filling layer 224 or theconductive structure 240 and one of theadjacent DTI structures 402 is too large, such as greater than about 1 μm, the overall dimension of the semiconductor feature 800 (seeFIG. 12 ) may be undesirably increased. - Referring to
FIG. 1 , themethod 100 then proceeds to block 116, where a passivation layer is formed. Referring toFIG. 14 , in some embodiments, thepassivation layer 242 is disposed on thefirst portion 262 of the dielectric filling layer 224 (seeFIG. 12 ), and may include afirst passivation sub-layer 244 disposed on thefirst portion 262 of thedielectric filling layer 224 and asecond passivation sub-layer 246 disposed on thefirst passivation sub-layer 244. In some embodiments, thefirst passivation sub-layer 244 may be made of a nitride-based material, such as silicon nitride, other suitable materials, or any combination thereof. In some embodiments, thesecond passivation sub-layer 246 may be made of an oxide-based material, such as USG, other suitable materials, or any combination thereof. In some embodiments, thefirst passivation sub-layer 244 may serve as an etching stop layer for a subsequent process of etching thesecond passivation sub-layer 246. In some embodiments, thefirst passivation sub-layer 244 may have a thickness (T4) ranging from about 1000 Å to about 2000 Å, from about 1000 Å to about 1350 Å, from about 1350 Å to about 1500 Å, from about 1500 Å to about 1650 Å, or from about 1650 Å to about 2000 Å, but other ranges of values are also within the scope of this disclosure. If the thickness (T4) of thefirst passivation sub-layer 244 is too small, such as smaller than about 1000 Å, thefirst passivation sub-layer 244 may not be able to effectively serve as an etching stop layer to be used for etching thesecond passivation sub-layer 246. If the thickness (T4) of thefirst passivation sub-layer 244 is too large, such as greater than about 2000 Å, it may be difficult to perform etching through thefirst passivation sub-layer 244 in a subsequent etching process, which will be described hereinafter. In some embodiments, thesecond passivation sub-layer 246 may have a thickness (T5) ranging from about 7000 Å to about 10000 Å, from about 7000 Å to about 7650 Å, from about 7650 Å to about 8000 Å, from about 8000 Å to about 8500 Å, from about 8500 Å to about 9350 Å, or from about 9350 Å to about 10000 Å, but other ranges of values are also within the scope of this disclosure. If the thickness (T5) of thesecond passivation sub-layer 246 is too small, such as smaller than about 7000 Å, thesecond passivation sub-layer 246 may not be able to isolate a subsequently formed connecting feature 252 (seeFIG. 17 ) from thesemiconductor substrate 202. If the thickness (T5) of thesecond passivation sub-layer 246 is too large, such as greater than about 10000 Å, the production cost will be higher since a larger amount of material is needed to form thesecond passivation sub-layer 246. - Referring to
FIG. 1 , themethod 100 then proceeds to block 118, where the passivation layer is etched. Referring toFIG. 15 , in some embodiments, thepassivation layer 242 is etched to form a plurality of viaholes 250 each corresponding in position to a respective one of theconductive structures 240. In some embodiments, each of the via holes 250 is aligned with the respective one of theconductive structures 240 in the direction (V). In some embodiments, the viaholes 250 may be formed using a suitable technique, such as plasma dry etching, etc. - Referring to
FIG. 1 , themethod 100 then proceeds to block 120, where a connecting layer is formed. Referring toFIG. 16 , in some embodiments, the connectinglayer 248 is formed on abackside 256 of thesecond passivation sub-layer 246 of the passivation layer 242 (seeFIG. 15 ) to fill the via holes 250 (seeFIG. 15 ). In some embodiments, the connectinglayer 248 may be made of an aluminum-based material, such as Al—Cu alloy, other suitable materials, or any combination thereof. In some embodiments, the connectinglayer 248 may be made using PVD, plating, other suitable techniques, or any combination thereof. - Referring to
FIG. 1 , themethod 100 then proceeds to block 122, where the connectinglayer 248 is etched. Referring toFIG. 17 , in some embodiments, the connecting layer 248 (seeFIG. 16 ) is etched to form the connectingfeature 252 which includes a plurality of connectingpads 254 that are spaced apart from each other and that are respectively connected to theconductive structures 240. In some embodiments, the connectingfeature 252 may further include ametal grid 258 for grounding purpose and/or serving as a reduced surface field (RESURF) layer. In some embodiments, themetal grid 258 is finger-shaped or is of other suitable shapes, and may include a plurality ofgrid portions 260. In some embodiments, each of thegrid portions 260 may have a maximum width (W3) ranging from about 20 μm to about 45 μm, from about 20 μm to about 25 μm, from about 25 μm to about 30 μm, from about 30 μm to about 35 μm, from about 35 μm to about 40 μm, or from about 40 μm to about 45 μm, but other ranges of values are also within the scope of this disclosure. If the maximum width (W3) of each of thegrid portions 260 is too small, such as less than about 20 μm, it may be difficult to precisely land a next-level interconnect (not shown) on thegrid portion 260. If the maximum width (W3) of each of thegrid portions 260 is too large, such as greater than about 45 μm, the overall dimension of themetal grid 258 may be too large. In some embodiments, a minimum distance (D2) between adjacent two of thegrid portions 260 of themetal grid 258 may be greater than about 2 μm. If the minimum distance (D2) is too small, such as smaller than about 2 μm, thegrid portions 260 of themetal grid 258 may not be insulated from each other. In some embodiments, a minimum distance (D3) between themetal grid 258 and an adjacent one of the connectingpads 254 of the connectingfeature 252 may be not less than about 2 μm. If the minimum distance (D3) is too small, such as smaller than about 2 μm, themetal grid 258 and the adjacent one of the connectingpads 254 of the connectingfeature 252 may not be insulated from each other, which may cause short circuit issues. - The
dielectric blanket layer 210, themask layer 212, thefirst portion 262 of thedielectric filling layer 224, thefirst passivation sub-layer 244 and the second passivation sub-layer 246 (all of which may be collectively referred to as a passivation structure 266) disposed underneath thesemiconductor substrate 202 opposite to thecarrier wafer 700 may serve as a composite passivation layer, which may have the same function as that of the insulator layer of a silicon-on-insulator (SOI) wafer. Therefore, thesemiconductor feature 800 can be made using a bulk silicon wafer, which is lower in cost compared with an SOI wafer, without use of the SOI wafer. In addition, theconductive structures 240 are formed after formation of the interconnectingstructure 500, and is connected to the semiconductor device 300 (i.e., after the back-end-of-line (BEOL) process of making the semiconductor device 300). Therefore, possible contamination of thesemiconductor device 300, a large portion of which usually occurs during the front-end-of-line (FEOL) process, may be minimized. - In accordance with some embodiments of the present disclosure, a semiconductor feature includes a semiconductor substrate, a dielectric structure, a semiconductor device, an interconnecting structure, a shallow trench isolation structure, two deep trench isolation structures, a passivation structure and a conductive structure. The dielectric structure is disposed on the semiconductor substrate. The semiconductor device is disposed on the semiconductor substrate. The interconnecting structure is disposed in the dielectric structure, and is electrically connected to the semiconductor device. The shallow trench isolation structure is disposed in the semiconductor substrate, and surrounds the semiconductor device. The deep trench isolation structures penetrate the semiconductor substrate and the shallow trench isolation structure, and surround the semiconductor device. The passivation structure is connected to the semiconductor substrate and the deep trench isolation structures, and is located opposite to the interconnecting structure. The conductive structure is surrounded by the passivation structure, penetrates the semiconductor substrate and the shallow trench isolation structure into the dielectric structure, is located between the deep trench isolation structures, and is electrically connected to the semiconductor device via the interconnecting structure.
- In accordance with some embodiments of the present disclosure, the interconnecting structure includes a first metal layer adjacent to the semiconductor device, and a second metal layer away from the semiconductor device. The conductive structure is connected to the first metal layer of the interconnecting structure.
- In accordance with some embodiments of the present disclosure, the semiconductor feature further includes a carrier wafer connected to surfaces of the dielectric structure and the second metal layer of the interconnecting structure opposite to the semiconductor substrate.
- In accordance with some embodiments of the present disclosure, the passivation structure includes a dielectric blanket layer disposed on the backside of the semiconductor substrate, and a mask layer disposed on the dielectric blanket layer. The mask layer is made of an oxide-based material. The dielectric blanket layer is made of a high-k material.
- In accordance with some embodiments of the present disclosure, the passivation structure further includes a passivation layer disposed on the mask layer, and includes a first passivation sub-layer disposed on the mask layer and a second passivation sub-layer disposed on the first passivation sub-layer. The first passivation sub-layer is made of a nitride-based material, and the second passivation sub-layer is made of an oxide-based material.
- In accordance with some embodiments of the present disclosure, the semiconductor feature further includes a dielectric filling layer including a first portion disposed between the mask layer and the first passivation sub-layer, and a second portion surrounding the conductive structure. The dielectric filling layer is made of a nitride-based material.
- In accordance with some embodiments of the present disclosure, the semiconductor feature further includes a dielectric filling layer. A portion of the dielectric filling layer is made of a nitride-based material and surrounds the conductive structure.
- In accordance with some embodiments of the present disclosure, the conductive structure includes a first portion surrounded by the passivation structure, and a second portion connected between the first portion of the conductive structure and the interconnecting structure. The second portion is located outside of the portion of the dielectric filling layer.
- In accordance with some embodiments of the present disclosure, the conductive structure is separated from the deep trench isolation structures by the semiconductor substrate.
- In accordance with some embodiments of the present disclosure, the conductive structure has a maximum width ranging from about 3.5 μm to about 4.5 μm.
- In accordance with some embodiments of the present disclosure, each of the deep trench isolation structures has a maximum width ranging from about 0.6 μm to about 1.2 μm.
- In accordance with some embodiments of the present disclosure, a minimum distance between the conductive structure and one of the deep trench isolation structures ranges from about 0.5 μm to about 1 μm.
- In accordance with some embodiments of the present disclosure, the semiconductor feature includes a semiconductor substrate, a dielectric structure, a semiconductor device, an interconnecting structure, a plurality of shallow trench isolation structures, a plurality of deep trench isolation structures, a passivation structure and a plurality of conductive structures. The dielectric structure is disposed on the semiconductor substrate. The semiconductor device is disposed on the semiconductor substrate. The interconnecting structure is disposed in the dielectric structure, is electrically connected to the semiconductor device, and includes a plurality of first metal layers adjacent to the semiconductor devices and a plurality of second metal layers away from the semiconductor devices. The shallow trench isolation structures are disposed in the semiconductor substrate, surround the semiconductor device, and are respectively aligned with the first metal layers along a direction which is substantially perpendicular to a horizontal surface of the semiconductor substrate. The deep trench isolation structures are disposed in the semiconductor substrate and surround the semiconductor device. Each of the shallow trench isolation structures is penetrated by corresponding two of the deep trench isolation structures. The passivation structure is connected to the semiconductor substrate and the deep trench isolation structures, and is located opposite to the interconnecting structure. The conductive structures are surrounded by the passivation structure. Each of the conductive structures is located between corresponding two of the deep trench isolation structures, and penetrates the semiconductor substrate and a corresponding one of the shallow trench isolation structures into the dielectric structure to be electrically connected to a corresponding one of the first metal layers.
- In accordance with some embodiments of the present disclosure, the semiconductor feature further includes a dielectric filling layer surrounding a portion of each of the conductive structures, and is connected between the conductive structures and the semiconductor substrate.
- In accordance with some embodiments of the present disclosure, the passivation structure includes a high-k dielectric blanket layer disposed on the semiconductor substrate opposite to the interconnecting structure, an oxide-based mask layer disposed on the high-k dielectric blanket layer, a nitride-based first passivation sub-layer disposed on the oxide-based mask layer, and an oxide-based second passivation sub-layer disposed on the nitride-based first passivation sub-layer.
- In accordance with some embodiments of the present disclosure, the semiconductor feature further includes a plurality of connecting pads. Each of the connecting pads penetrates the nitride-based first passivation sub-layer and the oxide-based second passivation sub-layer, and is electrically connected to a corresponding one of the conductive structures.
- In accordance with some embodiments of the present disclosure, the semiconductor feature further includes a metal grid disposed on the oxide-based second passivation sub-layer, and is separated from the connecting pads.
- In accordance with some embodiments of the present disclosure, a method for manufacturing a semiconductor feature includes: forming a semiconductor structure including a semiconductor substrate, a semiconductor device disposed on the semiconductor substrate, a dielectric structure disposed on the semiconductor substrate, a shallow trench isolation structure disposed in the semiconductor substrate and surrounding the semiconductor device, two deep trench isolation structures disposed in the semiconductor substrate, penetrating the shallow trench isolation structure and surrounding the semiconductor device, and an interconnecting structure disposed in the dielectric structure, electrically connected to the semiconductor device and including a first metal layer adjacent to the semiconductor device and a second metal layer away from the semiconductor device; connecting a carrier wafer to surfaces of the dielectric structure and the second metal layer opposite to the semiconductor substrate; reducing the thickness of the semiconductor substrate from a side of the semiconductor substrate opposite to the semiconductor device until the deep trench isolation structures are exposed; forming a dielectric blanket layer on the semiconductor substrate opposite to the semiconductor device; forming a mask layer on the dielectric blanket layer; forming a trench penetrating the mask layer and the dielectric blanket layer into the semiconductor substrate and terminating at the shallow trench isolation structure, the trench being located between the deep trench isolation structures; forming a dielectric filling layer including a first portion disposed on the mask layer, and a second portion disposed on a trench-defining wall which defines the trench; extending the trench to penetrate the shallow trench isolation structure into the dielectric structure, and terminate at the first metal layer, the second portion of the dielectric filling layer on a wall portion of the trench-defining wall being removed; and forming a conductive feature to fill the trench and to be electrically connected to the first metal layer.
- In accordance with some embodiments of the present disclosure, the method further includes: forming a first passivation sub-layer on the mask layer opposite to the dielectric blanket layer, the first passivation sub-layer being made of a nitride-based material; forming a second passivation sub-layer disposed on the first passivation sub-layer opposite to the mask layer, the second passivation sub-layer being made of an oxide-based material; forming a via hole in the first and second passivation sub-layers to expose the conductive feature; forming a connecting layer on the second passivation sub-layer and filling the via hole to be electrically connected to the conductive feature; and etching the connecting layer to form a connecting feature which includes a connecting pad electrically connected to the conductive feature.
- In accordance with some embodiments of the present disclosure, the step of etching the connecting layer further includes forming a metal grid which is disposed on the second passivation sub-layer and which is separated from the connecting pad.
- The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes or structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
Claims (20)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/471,666 US11764103B2 (en) | 2021-05-07 | 2021-09-10 | Semiconductor feature and method for manufacturing the same |
TW110144883A TW202245140A (en) | 2021-05-07 | 2021-12-01 | Semiconductor feature and method for manufacturing the same |
CN202210007261.0A CN115084084A (en) | 2021-05-07 | 2022-01-04 | Semiconductor feature |
US18/366,274 US20230377945A1 (en) | 2021-05-07 | 2023-08-07 | Semiconductor feature and method for manufacturing the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US202163185616P | 2021-05-07 | 2021-05-07 | |
US17/471,666 US11764103B2 (en) | 2021-05-07 | 2021-09-10 | Semiconductor feature and method for manufacturing the same |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US18/366,274 Division US20230377945A1 (en) | 2021-05-07 | 2023-08-07 | Semiconductor feature and method for manufacturing the same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20220359269A1 true US20220359269A1 (en) | 2022-11-10 |
US11764103B2 US11764103B2 (en) | 2023-09-19 |
Family
ID=83245780
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/471,666 Active 2041-10-09 US11764103B2 (en) | 2021-05-07 | 2021-09-10 | Semiconductor feature and method for manufacturing the same |
US18/366,274 Pending US20230377945A1 (en) | 2021-05-07 | 2023-08-07 | Semiconductor feature and method for manufacturing the same |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US18/366,274 Pending US20230377945A1 (en) | 2021-05-07 | 2023-08-07 | Semiconductor feature and method for manufacturing the same |
Country Status (3)
Country | Link |
---|---|
US (2) | US11764103B2 (en) |
CN (1) | CN115084084A (en) |
TW (1) | TW202245140A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220415929A1 (en) * | 2021-06-25 | 2022-12-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Low-cost semiconductor-on-insulator (soi) structure |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140054743A1 (en) * | 2012-08-24 | 2014-02-27 | Newport Fab, Llc Dba Jazz Semiconductor | Isolated Through Silicon Vias in RF Technologies |
US20170287912A1 (en) * | 2016-03-29 | 2017-10-05 | Renesas Electronics Corporation | Semiconductor device and method of manufacturing the same |
US20200161218A1 (en) * | 2018-11-16 | 2020-05-21 | Globalfoundries Inc. | Ring isolated through-substrate vias for high resistivity substrates |
US20220068982A1 (en) * | 2020-09-02 | 2022-03-03 | Samsung Electronics Co., Ltd. | Image sensor |
US20220149101A1 (en) * | 2020-11-11 | 2022-05-12 | Samsung Electronics Co., Ltd. | Image sensor |
US20220238571A1 (en) * | 2021-01-22 | 2022-07-28 | Samsung Electronics Co., Ltd. | Image sensor and method of manufacturing the same |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10991667B2 (en) * | 2019-08-06 | 2021-04-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Isolation structure for bond pad structure |
CN114256234A (en) * | 2020-11-20 | 2022-03-29 | 台湾积体电路制造股份有限公司 | Integrated circuit and method of manufacturing the same |
-
2021
- 2021-09-10 US US17/471,666 patent/US11764103B2/en active Active
- 2021-12-01 TW TW110144883A patent/TW202245140A/en unknown
-
2022
- 2022-01-04 CN CN202210007261.0A patent/CN115084084A/en active Pending
-
2023
- 2023-08-07 US US18/366,274 patent/US20230377945A1/en active Pending
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140054743A1 (en) * | 2012-08-24 | 2014-02-27 | Newport Fab, Llc Dba Jazz Semiconductor | Isolated Through Silicon Vias in RF Technologies |
US20170287912A1 (en) * | 2016-03-29 | 2017-10-05 | Renesas Electronics Corporation | Semiconductor device and method of manufacturing the same |
US20200161218A1 (en) * | 2018-11-16 | 2020-05-21 | Globalfoundries Inc. | Ring isolated through-substrate vias for high resistivity substrates |
US20220068982A1 (en) * | 2020-09-02 | 2022-03-03 | Samsung Electronics Co., Ltd. | Image sensor |
US20220149101A1 (en) * | 2020-11-11 | 2022-05-12 | Samsung Electronics Co., Ltd. | Image sensor |
US20220238571A1 (en) * | 2021-01-22 | 2022-07-28 | Samsung Electronics Co., Ltd. | Image sensor and method of manufacturing the same |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220415929A1 (en) * | 2021-06-25 | 2022-12-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Low-cost semiconductor-on-insulator (soi) structure |
Also Published As
Publication number | Publication date |
---|---|
US11764103B2 (en) | 2023-09-19 |
CN115084084A (en) | 2022-09-20 |
TW202245140A (en) | 2022-11-16 |
US20230377945A1 (en) | 2023-11-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10297583B2 (en) | Semiconductor device package and methods of packaging thereof | |
US11329165B2 (en) | Structure and formation method of semiconductor device with isolation structure | |
KR101791730B1 (en) | Semiconductor structure and fabricating method thereof | |
US10840144B2 (en) | Structure and formation method of semiconductor device structure | |
US10790365B2 (en) | Lateral diffused metal oxide semiconductor field effect transistor | |
US20230377945A1 (en) | Semiconductor feature and method for manufacturing the same | |
US12033919B2 (en) | Backside or frontside through substrate via (TSV) landing on metal | |
US12057446B2 (en) | Stacked semiconductor device and method | |
US20240213180A1 (en) | Interconnect structure and forming method thereof | |
CN113314459A (en) | Integrated circuit chip and method for forming integrated circuit chip | |
US20240313111A1 (en) | Semiconductor structure and method of forming the same | |
CN108962852B (en) | Semiconductor device structure | |
US20240274472A1 (en) | Method for manufacturing semiconductor device structure | |
CN112086435A (en) | Semiconductor element and method for manufacturing the same | |
US20230138963A1 (en) | Semiconductor device structure | |
CN115394752A (en) | Integrated circuit chip | |
CN220021083U (en) | Semiconductor structure | |
US20240088019A1 (en) | Connecting structure and method for forming the same | |
US11569166B2 (en) | Semiconductor device and manufacturing method thereof | |
US20240088042A1 (en) | Semiconductor structures and manufacturing method thereof | |
US20240030292A1 (en) | Semiconductor structure and method of manufacturing the same | |
US20240038665A1 (en) | Interconnection structure and method for fabricating the same | |
CN115274656A (en) | Semiconductor structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHUANG, HARRY-HAK-LAY;HUANG, CHUNG-JEN;HUANG, WEN-TUO;AND OTHERS;SIGNING DATES FROM 20210901 TO 20210905;REEL/FRAME:057450/0634 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |