US20220344382A1 - Deep trench isolation structure in a pixel sensor - Google Patents
Deep trench isolation structure in a pixel sensor Download PDFInfo
- Publication number
- US20220344382A1 US20220344382A1 US17/302,054 US202117302054A US2022344382A1 US 20220344382 A1 US20220344382 A1 US 20220344382A1 US 202117302054 A US202117302054 A US 202117302054A US 2022344382 A1 US2022344382 A1 US 2022344382A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- pixel
- layer
- openings
- pixel sensors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000002955 isolation Methods 0.000 title claims abstract description 9
- 239000000758 substrate Substances 0.000 claims abstract description 201
- 230000007423 decrease Effects 0.000 claims abstract description 12
- 238000000034 method Methods 0.000 claims description 121
- 239000000463 material Substances 0.000 claims description 61
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 42
- 238000010521 absorption reaction Methods 0.000 claims description 35
- 238000005530 etching Methods 0.000 claims description 15
- 239000010949 copper Substances 0.000 claims description 13
- 239000010931 gold Substances 0.000 claims description 12
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 12
- 229910052715 tantalum Inorganic materials 0.000 claims description 11
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 claims description 11
- 229910052782 aluminium Inorganic materials 0.000 claims description 9
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 9
- 238000011049 filling Methods 0.000 claims description 9
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 7
- 229910052802 copper Inorganic materials 0.000 claims description 7
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 7
- 229910052737 gold Inorganic materials 0.000 claims description 7
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 claims description 5
- 229910052709 silver Inorganic materials 0.000 claims description 5
- 239000004332 silver Substances 0.000 claims description 5
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 claims description 5
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 4
- 229910052721 tungsten Inorganic materials 0.000 claims description 4
- 239000010937 tungsten Substances 0.000 claims description 4
- 229910020781 SixOy Inorganic materials 0.000 claims description 2
- 230000035945 sensitivity Effects 0.000 abstract description 16
- 238000012937 correction Methods 0.000 abstract description 4
- 238000002156 mixing Methods 0.000 abstract description 4
- 238000000151 deposition Methods 0.000 description 67
- 229920002120 photoresistant polymer Polymers 0.000 description 50
- 230000008021 deposition Effects 0.000 description 43
- 239000004065 semiconductor Substances 0.000 description 41
- 238000012545 processing Methods 0.000 description 39
- 238000005229 chemical vapour deposition Methods 0.000 description 26
- 238000000231 atomic layer deposition Methods 0.000 description 25
- 238000005240 physical vapour deposition Methods 0.000 description 25
- 238000010586 diagram Methods 0.000 description 24
- 230000008569 process Effects 0.000 description 24
- 238000012546 transfer Methods 0.000 description 20
- 229910052751 metal Inorganic materials 0.000 description 19
- 239000002184 metal Substances 0.000 description 19
- 239000000377 silicon dioxide Substances 0.000 description 15
- 238000005468 ion implantation Methods 0.000 description 13
- 230000003287 optical effect Effects 0.000 description 12
- 238000009713 electroplating Methods 0.000 description 11
- 150000002500 ions Chemical class 0.000 description 11
- 239000007769 metal material Substances 0.000 description 11
- 235000012431 wafers Nutrition 0.000 description 11
- 239000006117 anti-reflective coating Substances 0.000 description 10
- 230000005855 radiation Effects 0.000 description 10
- 239000000126 substance Substances 0.000 description 10
- 238000007747 plating Methods 0.000 description 9
- 235000012239 silicon dioxide Nutrition 0.000 description 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 8
- 229910052710 silicon Inorganic materials 0.000 description 8
- 239000010703 silicon Substances 0.000 description 8
- 239000003989 dielectric material Substances 0.000 description 7
- 239000002019 doping agent Substances 0.000 description 7
- 238000005498 polishing Methods 0.000 description 6
- 238000003860 storage Methods 0.000 description 6
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 5
- 238000004891 communication Methods 0.000 description 5
- 229910045601 alloy Inorganic materials 0.000 description 4
- 239000000956 alloy Substances 0.000 description 4
- 238000003491 array Methods 0.000 description 4
- 239000004020 conductor Substances 0.000 description 4
- 239000007943 implant Substances 0.000 description 4
- 230000031700 light absorption Effects 0.000 description 4
- 150000002739 metals Chemical class 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 239000003086 colorant Substances 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 238000001465 metallisation Methods 0.000 description 3
- 230000004297 night vision Effects 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 3
- 229910010271 silicon carbide Inorganic materials 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- HMDDXIMCDZRSNE-UHFFFAOYSA-N [C].[Si] Chemical compound [C].[Si] HMDDXIMCDZRSNE-UHFFFAOYSA-N 0.000 description 2
- 238000009825 accumulation Methods 0.000 description 2
- 229910017052 cobalt Inorganic materials 0.000 description 2
- 239000010941 cobalt Substances 0.000 description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- 229910000449 hafnium oxide Inorganic materials 0.000 description 2
- 238000010884 ion-beam technique Methods 0.000 description 2
- 230000001788 irregular Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 2
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 239000007787 solid Substances 0.000 description 2
- 229910001936 tantalum oxide Inorganic materials 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 206010034972 Photosensitivity reaction Diseases 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- 229910010421 TiNx Inorganic materials 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- QCEUXSAXTBNJGO-UHFFFAOYSA-N [Ag].[Sn] Chemical compound [Ag].[Sn] QCEUXSAXTBNJGO-UHFFFAOYSA-N 0.000 description 1
- 238000002835 absorbance Methods 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000010894 electron beam technology Methods 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- LQBJWKCYZGMFEV-UHFFFAOYSA-N lead tin Chemical compound [Sn].[Pb] LQBJWKCYZGMFEV-UHFFFAOYSA-N 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 230000000116 mitigating effect Effects 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 230000036211 photosensitivity Effects 0.000 description 1
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 239000002002 slurry Substances 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 238000012876 topography Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1463—Pixel isolation structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14636—Interconnect structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1464—Back illuminated imager structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14643—Photodiode arrays; MOS imagers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14643—Photodiode arrays; MOS imagers
- H01L27/14649—Infrared imagers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
- H01L27/14689—MOS based technologies
Definitions
- CMOS image sensors utilize light-sensitive CMOS circuitry to convert light energy into electrical energy.
- the light-sensitive CMOS circuitry may include a photodiode formed in a silicon substrate. As the photodiode is exposed to light, an electrical charge is induced in the photodiode (referred to as a photocurrent).
- the photodiode may be coupled to a switching transistor, which is used to sample the charge of the photodiode. Colors may be determined by placing filters over the light-sensitive CMOS circuitry.
- Pixel sensors of a CMOS image sensor is often based on the three primary colors: red, green, and blue (R, G, B).
- Pixel sensors that sense light for each color can be defined through the use of a color filter that allows the light wavelength for a particular color to pass into a photodiode.
- Some pixel sensors may be configured as white pixel sensors such that multiple colors of incident light are permitted through to the photodiode.
- FIG. 1 is a diagram of an example environment in which systems and/or methods described herein may be implemented.
- FIGS. 2 and 3 are diagrams of example pixel arrays described herein.
- FIGS. 4A-4E are diagrams of an example pixel sensor described herein.
- FIGS. 5A-5W are diagrams of an example implementation described herein.
- FIGS. 6 and 7 are diagrams of example pixel sensors described herein.
- FIGS. 8A-8D are diagrams of an example implementation described herein.
- FIG. 9 is a diagram of an example pixel sensor described herein.
- FIGS. 10A-10H are diagrams of an example implementation described herein.
- FIGS. 11A-11H are diagrams of example pixel arrays described herein.
- FIG. 12 is a diagram of example light absorption data described herein.
- FIG. 13 is a diagram of example components of one or more devices of FIG. 1 .
- FIG. 14 is a flowchart of an example process relating to forming a pixel array.
- first and second features are formed in direct contact
- additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
- present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
- the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
- the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- Optical crosstalk can occur between adjacent pixel regions in a pixel array.
- Optical crosstalk is a pixel array performance issue, whereby incident light passes through a pixel sensor at a non-orthogonal angle and is at least partially absorbed by a photodiode of an adjacent pixel sensor.
- Optical crosstalk in a pixel array of an image sensor can degrade the spatial resolution of the image sensor, can reduce overall sensitivity of the image sensor, can cause color mixing between pixel sensors of the image sensor, and/or can lead to image noise after color correction.
- a full DTI structure may include a DTI structure that extends the full height of a substrate in which a pixel sensing region (e.g., a region that includes a photodiode) of a pixel sensor is included. Incident light entering the pixel sensor at a non-orthogonal angle is absorbed or reflected by the full DTI structure along the full height of the substrate. In this way, the full DTI structure may reduce, minimize, and/or prevent the incident light from traveling through the pixel sensor and into an adjacent pixel sensor along the full height of the substrate. This may increase the spatial resolution of an image sensor in which the full DTI structure is included, may increase the overall sensitivity of the image sensor, may reduce and/or prevent color mixing between pixel sensors of the image sensor, and/or may decrease image noise after color correction.
- DTI deep trench isolation
- Some implementations described herein provide various configurations of pixel arrays that include visible light pixel sensors to obtain color information and white pixel sensors (or clear pixel sensors) to improve low-light performance and/or night vision.
- One or more of the pixel sensors in the pixel arrays described herein may include extended conductive structures to reflect visible light toward the photodiodes of the pixel sensors and an absorption layer on the extended conductive structures to absorb infrared light.
- the extended conductive structures may be extended to increase the amount of reflected visible light, which may increase the quantum efficiency of the pixel sensors, may increase the low-light color performance of the pixel sensors, and may enable full-color night vision image sensors.
- FIG. 1 is a diagram of an example environment 100 in which systems and/or methods described herein may be implemented.
- environment 100 may include a plurality of semiconductor processing tools 102 - 114 and a wafer/die transport tool 116 .
- the plurality of semiconductor processing tools 102 - 114 may include a deposition tool 102 , an exposure tool 104 , a developer tool 106 , an etch tool 108 , a planarization tool 110 , a plating tool 112 , an ion implantation tool 114 , and/or another type of semiconductor processing tool.
- the tools included in example environment 100 may be included in a semiconductor clean room, a semiconductor foundry, a semiconductor processing facility, and/or manufacturing facility, among other examples.
- the deposition tool 102 is a semiconductor processing tool that includes a semiconductor processing chamber and one or more devices capable of depositing various types of materials onto a substrate.
- the deposition tool 102 includes a spin coating tool that is capable of depositing a photoresist layer on a substrate such as a wafer.
- the deposition tool 102 includes a chemical vapor deposition (CVD) tool such as a plasma-enhanced CVD (PECVD) tool, a high-density plasma CVD (HDP-CVD) tool, a sub-atmospheric CVD (SACVD) tool, an atomic layer deposition (ALD) tool, a plasma-enhanced atomic layer deposition (PEALD) tool, or another type of CVD tool.
- the deposition tool 102 includes a physical vapor deposition (PVD) tool, such as a sputtering tool or another type of PVD tool.
- the example environment 100 includes a plurality of types of deposition tools 102 .
- the exposure tool 104 is a semiconductor processing tool that is capable of exposing a photoresist layer to a radiation source, such as an ultraviolet light (UV) source (e.g., a deep UV light source, an extreme UV light (EUV) source, and/or the like), an x-ray source, an electron beam (e-beam) source, and/or the like.
- the exposure tool 104 may expose a photoresist layer to the radiation source to transfer a pattern from a photomask to the photoresist layer.
- the pattern may include one or more semiconductor device layer patterns for forming one or more semiconductor devices, may include a pattern for forming one or more structures of a semiconductor device, may include a pattern for etching various portions of a semiconductor device, and/or the like.
- the exposure tool 104 includes a scanner, a stepper, or a similar type of exposure tool.
- the developer tool 106 is a semiconductor processing tool that is capable of developing a photoresist layer that has been exposed to a radiation source to develop a pattern transferred to the photoresist layer from the exposure tool 104 .
- the developer tool 106 develops a pattern by removing unexposed portions of a photoresist layer.
- the developer tool 106 develops a pattern by removing exposed portions of a photoresist layer.
- the developer tool 106 develops a pattern by dissolving exposed or unexposed portions of a photoresist layer through the use of a chemical developer.
- the etch tool 108 is a semiconductor processing tool that is capable of etching various types of materials of a substrate, wafer, or semiconductor device.
- the etch tool 108 may include a wet etch tool, a dry etch tool, and/or the like.
- the etch tool 108 includes a chamber that is filled with an etchant, and the substrate is placed in the chamber for a particular time period to remove particular amounts of one or more portions of the substrate.
- the etch tool 108 may etch one or more portions of the substrate using a plasma etch or a plasma-assisted etch, which may involve using an ionized gas to isotropically or directionally etch the one or more portions.
- the planarization tool 110 is a semiconductor processing tool that is capable of polishing or planarizing various layers of a wafer or semiconductor device.
- a planarization tool 110 may include a chemical mechanical planarization (CMP) tool and/or another type of planarization tool that polishes or planarizes a layer or surface of deposited or plated material.
- CMP chemical mechanical planarization
- the planarization tool 110 may polish or planarize a surface of a semiconductor device with a combination of chemical and mechanical forces (e.g., chemical etching and free abrasive polishing).
- the planarization tool 110 may utilize an abrasive and corrosive chemical slurry in conjunction with a polishing pad and retaining ring (e.g., typically of a greater diameter than the semiconductor device).
- the polishing pad and the semiconductor device may be pressed together by a dynamic polishing head and held in place by the retaining ring.
- the dynamic polishing head may rotate with different axes of rotation to remove material and even out any irregular topography of the semiconductor device, making the semiconductor device flat or planar.
- the plating tool 112 is a semiconductor processing tool that is capable of plating a substrate (e.g., a wafer, a semiconductor device, and/or the like) or a portion thereof with one or more metals.
- the plating tool 112 may include a copper electroplating device, an aluminum electroplating device, a nickel electroplating device, a tin electroplating device, a compound material or alloy (e.g., tin-silver, tin-lead, and/or the like) electroplating device, and/or an electroplating device for one or more other types of conductive materials, metals, and/or similar types of materials.
- the ion implantation tool 114 is a semiconductor processing tool that is capable of implanting ions into a substrate.
- the ion implantation tool 114 may generate ions in an arc chamber from a source material such as a gas or a solid.
- the source material may be provided into the arc chamber, and an arc voltage is discharged between a cathode and an electrode to produce a plasma containing ions of the source material.
- One or more extraction electrodes may be used to extract the ions from the plasma in the arc chamber and accelerate the ions to form an ion beam.
- the ion beam may be directed toward the substrate such that the ions are implanted below the surface of the substrate.
- Wafer/die transport tool 116 includes a mobile robot, a robot arm, a tram or rail car, an overhead hoist transport (OHT) system, an automated materially handling system (AMHS), and/or another type of device that is used to transport wafers and/or dies between semiconductor processing tools 102 - 114 and/or to and from other locations such as a wafer rack, a storage room, and/or the like.
- wafer/die transport tool 116 may be a programmed device that is configured to travel a particular path and/or may operate semi-autonomously or autonomously.
- the number and arrangement of devices shown in FIG. 1 are provided as one or more examples. In practice, there may be additional devices, fewer devices, different devices, or differently arranged devices than those shown in FIG. 1 . Furthermore, two or more devices shown in FIG. 1 may be implemented within a single device, or a single device shown in FIG. 1 may be implemented as multiple, distributed devices. Additionally, or alternatively, a set of devices (e.g., one or more devices) of environment 100 may perform one or more functions described as being performed by another set of devices of environment 100 .
- FIG. 2 shows a top-down view of the pixel array 200 .
- the pixel array 200 may be included in an image sensor.
- the image sensor may include a complementary metal oxide semiconductor (CMOS) image sensor, a back side illuminated (BSI) CMOS image sensor, a front side illuminated (FSI) CMOS image sensor, or another type of image sensor.
- CMOS complementary metal oxide semiconductor
- BSI back side illuminated
- FSI front side illuminated
- the pixel array 200 may include a plurality of pixel sensors 202 .
- the pixel sensors 202 may be arranged in a grid.
- the pixel sensors 202 are square-shaped (as shown in the example in FIG. 2 ).
- the pixel sensors 202 include other shapes such as circle shapes, octagon shapes, diamond shapes, and/or other shapes.
- the pixel sensors 202 may be configured to sense and/or accumulate incident light (e.g., light directed toward the pixel array 200 ).
- incident light e.g., light directed toward the pixel array 200
- a pixel sensor 202 may absorb and accumulate photons of the incident light in a photodiode.
- the accumulation of photons in the photodiode may generate a charge representing the intensity or brightness of the incident light (e.g., a greater amount of charge may correspond to a greater intensity or brightness, and a lower amount of charge may correspond to a lower intensity or brightness).
- the pixel sensors 202 may be electrically and optically isolated by a DTI structure 204 included in the pixel array 200 .
- the DTI structure 204 may include a plurality of interconnected trenches that are filled with a dielectric material such as an oxide.
- the trenches of the DTI structure 204 may be included around the perimeters of the pixel sensors 202 such that the DTI structure 204 surrounds the pixel sensors 202 , as shown in FIG. 2 .
- the trenches of the DTI structure 204 may extend into a substrate in which the pixel sensors 202 are formed to surround the photodiodes and other structures of the pixel sensors 202 in the substrate.
- the pixel array 200 may be electrically connected to a back-end-of-line (BEOL) metallization stack (not shown) of the image sensor.
- BEOL back-end-of-line
- the BEOL metallization stack may electrically connect the pixel array 200 to control circuitry that may be used to measure the accumulation of incident light in the pixel sensors 202 and convert the measurements to an electrical signal.
- FIG. 2 is provided as an example. Other examples may differ from what is described with regard to FIG. 2 .
- FIG. 3 is a diagram of an example pixel array 300 described herein.
- the pixel array 300 may be included in an image sensor.
- the image sensor may be a CMOS image sensor, a BSI CMOS image sensor, or another type of image sensor.
- the pixel array 300 may include a plurality of octagon-shaped pixel sensors 302 and a plurality of square-shaped pixel sensors 304 .
- the octagon-shaped pixel sensors 302 and the square-shaped pixel sensors 304 may be interspersed, intermixed, and/or distributed throughout the pixel array 300 .
- a square-shaped pixel sensor 304 may be disposed between and/or surrounded by a subset of octagon-shaped pixel sensors 302 (e.g., 4 octagon-shaped pixel sensors 302 ) such that the sides of the octagon-shaped pixel sensors 302 align with the sides of the square-shaped pixel sensors 304 .
- This reduces and/or minimizes unused gaps or portions between the pixel sensors of the pixel array 300 which increases the pixel sensor density of the pixel array 300 and increases spatial utilization in the pixel array 300 .
- this particular arrangement permits the length of the sides of the octagon-shaped pixel sensors 302 to be adjusted to increase or decrease the size of the square-shaped pixel sensors 304 while maintaining the tight grouping of pixel sensors in the pixel array 300 .
- the length of the sides of octagon-shaped pixel sensors 302 facing a square-shaped pixel sensor 304 may be decreased to correspondingly decrease the size of the square-shaped pixel sensor 304 .
- the length of the sides of octagon-shaped pixel sensors 302 facing a square-shaped pixel sensor 304 may be increased to correspondingly increase the size of the square-shaped pixel sensor 304 .
- this particular arrangement permits the square-shaped pixel sensors 304 to be used with regular octagon-shaped pixel sensors (e.g., octagon-shaped pixel sensors having all sides the same length) and/or irregular octagon-shaped pixel sensors (e.g., octagon-shaped pixel sensors having two or more sides of different lengths).
- regular octagon-shaped pixel sensors e.g., octagon-shaped pixel sensors having all sides the same length
- irregular octagon-shaped pixel sensors e.g., octagon-shaped pixel sensors having two or more sides of different lengths.
- the octagon-shaped pixel sensors 302 and the sides of the square-shaped pixel sensors 304 may be electrically and optically isolated by a DTI structure 306 included in the pixel array 300 .
- the trenches of the DTI structure 306 may be included around the perimeters of the octagon-shaped pixel sensors 302 and the sides of the square-shaped pixel sensors 304 such that the DTI structure 306 surrounds the octagon-shaped pixel sensors 302 and the sides of the square-shaped pixel sensors 304 , as shown in FIG. 3 .
- the trenches of the DTI structure 306 may extend into a substrate in which the octagon-shaped pixel sensors 302 and the sides of the square-shaped pixel sensors 304 are formed to surround the photodiodes and other structures of the octagon-shaped pixel sensors 302 and the sides of the square-shaped pixel sensors 304 in the substrate.
- FIG. 3 is provided as an example. Other examples may differ from what is described with regard to FIG. 3 .
- FIGS. 4A-4E are diagrams of an example pixel sensor 400 described herein.
- the pixel sensor 400 may include a full DTI structure that that extends through a substrate on a first side (e.g., a top surface) of the substrate and on a second side (e.g., a bottom surface) of the substrate to provide increased crosstalk performance for the pixel sensor 400 .
- the pixel sensor 400 may be configured as and/or may implement a pixel sensor 202 and be included in the pixel array 200 .
- the pixel sensor 400 may be configured as an octagon-shaped pixel sensor 302 or a square-shaped pixel sensor 304 , and may be included in the pixel array 300 .
- the pixel sensor 400 may be included in an image sensor.
- the image sensor may be a CMOS image sensor, a BSI CMOS image sensor, or another type of image sensor.
- FIG. 4A illustrates a cross-section view of the pixel sensor 400 .
- the pixel sensor 400 may include a substrate 402 .
- the substrate 402 may include a semiconductor die substrate, a semiconductor wafer, or another type of substrate in which semiconductor pixels may be formed.
- the substrate 402 is formed of silicon (Si) (e.g., a silicon substrate), a material including silicon, a III-V compound semiconductor material such as gallium arsenide (GaAs), a silicon on insulator (SOI), or another type of semiconductor material that is capable of generating a charge from photons of incident light.
- the substrate 402 is formed of a doped material (e.g., a p-doped material or an n-doped material) such as a doped silicon.
- the pixel sensor 400 may include a photodiode 404 included in the substrate 402 .
- the photodiode 404 may include a plurality of regions that are doped with various types of ions to form a p-n junction or a PIN junction (e.g., a junction between a p-type portion, an intrinsic (or undoped) type portion, and an n-type portion).
- the substrate 402 may be doped with an n-type dopant to form one or more n-type regions 406 of the photodiode 404
- the substrate 402 may be doped with a p-type dopant to form a p-type region 408 of the photodiode 404 .
- the photodiode 404 may be configured to absorb photons of incident light. The absorption of photons causes the photodiode 404 to accumulate a charge (referred to as a photocurrent) due to the photoelectric effect. Photons may bombard the photodiode 404 , which causes emission of electrons in the photodiode 404 .
- the regions included in the photodiode 404 may be stacked and/or vertically arranged.
- the p-type region 408 may be included over the one or more n-type regions 406 .
- the p-type region 408 may provide noise isolation for the one or more n-type regions 406 and may facilitate photocurrent generation in the photodiode 404 .
- the one or more n-type regions 406 may include an n-type region 406 a , an n-type region 406 b , and an n-type region 406 c .
- the n-type region 406 b may be located over and/or on the n-type region 406 c
- the n-type region 406 a may be located over and/or on the n-type region 406 b
- the n-type region 406 b and the n-type region 406 c may be referred to as deep n-type regions or deep n-wells and may extend the n-type region 406 of the photodiode 404 .
- These deep n-type regions may provide an increased area for photon absorption in the photodiode 404 .
- at least a subset of the one or more n-type regions 406 may have different doping concentrations.
- the n-type region 406 a may include a greater n-type dopant concentration relative to the n-type region 406 b and the n-type region 406 c
- the n-type region 406 b may include a greater n-type dopant concentration relative to the n-type region 406 c .
- an n-type dopant gradient is formed, which may increase the migration of electrons upward in the photodiode 404 .
- the pixel sensor 400 may include a drain extension region 410 and a drain region 412 coupled and/or electrically connected to the drain extension region 410 .
- the drain extension region 410 may be adjacent to the drain region 412 .
- the drain region 412 may include a highly-doped n-type region (e.g., an n + doped region).
- the drain extension region 410 may include lightly-doped n-type region(s) that facilitate the transfer of photocurrent from the n-type region 406 a to the drain region 412 .
- the pixel sensor 400 may include a transfer gate 414 to control the transfer of photocurrent between the photodiode 404 and the drain region 412 .
- the transfer gate 414 may be energized (e.g., by applying a voltage or a current to the transfer gate 414 ) to cause a conductive channel to form in the substrate 402 between the photodiode 404 and the drain extension region 410 .
- the conductive channel may be removed or closed by de-energizing the transfer gate 414 , which blocks and/or prevents the flow of photocurrent between the photodiode 404 and the drain region 412 .
- the transfer gate 414 includes a poly gate that includes polysilicon, a doped polysilicon (e.g., n + doped polysilicon), or a combination thereof. In some implementations, the transfer gate 414 includes a metal gate that includes one or more metals.
- a gate dielectric layer 416 may be included above and/or over the top surface of the substrate 402 .
- the gate dielectric layer 416 may include a dielectric material such as tetraethyl orthosilicate (TEOS) or another type of dielectric material.
- An oxide layer 418 may be included over and/or on the gate dielectric layer 416 .
- the oxide layer 418 may also be included on sidewalls of the transfer gate 414 .
- the oxide layer 418 may include an oxide such as silicon oxide (SiO x ) or another type of oxide material.
- the oxide layer 418 may be configured as a remote plasma oxide (RPO) layer, a gate oxide layer, and/or another type of oxide layer.
- RPO remote plasma oxide
- a contact etch stop layer (CESL) 420 may be included over and/or on the oxide layer 418 over the top surface of the substrate 402 .
- the contact etch stop layer 420 may include a silicon oxynitride (SiON x ), a silicon carbon nitride (SiCN x ), a silicon nitride (SiN x ), a silicon carbide (SiC x ), and/or another type of etch stop material.
- the pixel sensor 400 may be included in a BSI CMOS image sensor. Accordingly, the pixel sensor 400 may include one or more layers on a back side or a bottom side of the substrate 402 .
- An oxide layer 422 may be included over and/or on the bottom side of the substrate 402 .
- the oxide layer 422 may be configured as a passivation layer between the substrate 402 and other layers on the back side of the pixel sensor 400 .
- the oxide layer 422 includes an oxide material such as a silicon oxide (SiO x ).
- a silicon nitride (SiN x ), a silicon carbide (SiC x ), or a mixture thereof, such as a silicon carbon nitride (SiCN), a silicon oxynitride (SiON), or another type of dielectric material is used in place of the oxide layer 422 as a passivation layer.
- a dielectric layer 424 may be included over and/or on the oxide layer 422 .
- the dielectric layer 424 may include a dielectric material such as a silicon oxide (SiO x ) (e.g., silicon dioxide (SiO 2 )).
- An antireflective coating (ARC) 426 may be included over and/or on the dielectric layer 424 .
- the ARC 426 may include a suitable material for reducing a reflection of incident light projected toward the photodiode 404 .
- the ARC 426 may include a nitrogen-containing material.
- a color filter layer 428 may be included above and/or on the ARC 426 .
- the color filter layer 428 includes a visible light color filter configured to filter a particular wavelength or a particular wavelength range of visible light (e.g., red light, blue light, or green light).
- the color filter layer 428 includes a near infrared (NIR) filter (e.g., a NIR bandpass filter) configured to permit wavelengths associated with MR light to pass through the color filter layer 428 and to block other wavelengths of light.
- the color filter layer 428 includes a MR cut filter configured to block MR light from passing through the color filter layer 428 .
- the color filter layer 428 includes a non-filtering material or is omitted from the pixel sensor 400 to permit all wavelengths of light to pass through to the photodiode 404 .
- the pixel sensor 400 may be configured as a white pixel sensor.
- a micro-lens layer 430 may be included above and/or on the color filter layer 428 .
- the micro-lens layer 430 may include a micro-lens for the pixel sensor 400 configured to focus incident light toward the photodiode 404 and/or to reduce optical crosstalk between the pixel sensor 400 and adjacent pixel sensors.
- a grid structure 432 may be included over the back side of the pixel sensor 400 .
- the grid structure 432 may include a plurality of interconnected columns that surround the perimeter of the pixel sensor 400 , and may be configured to provide crosstalk reduction and/or mitigation.
- the grid structure 432 may include portions of the oxide layer 422 and portions of a metal layer 434 on the portions of the oxide layer 422 .
- the metal layer 434 may include a metallic material such as tungsten (W), copper (Cu), aluminum (Al), cobalt (Co), nickel (Ni), titanium (Ti), tantalum (Ta), another type of conductive material, and/or an alloy including one or more of the foregoing.
- the metal layer 434 may be configured to reflect a portion of incident light to reduce optical crosstalk.
- the photodiode 404 of the pixel sensor 400 may be electrically and optically isolated from adjacent pixel sensors by a DTI structure 436 .
- the DTI structure 436 may surround the photodiode 404 and, thus, the n-type regions 406 and the p-type region 408 included therein.
- the DTI structure 436 may surround the drain extension region 410 and the drain region 412 .
- the DTI structure 436 may include the DTI structure 204 included in the pixel array 200 and/or the DTI structure 306 included in the pixel array 300 .
- the DTI structure 436 may include a plurality of interconnecting trenches that extend into the substrate 402 around the photodiode 404 , the drain extension region 410 , and the drain region 412 .
- the DTI structure 436 may provide optical isolation between adjacent pixel sensors in the pixel sensor 400 to reduce the amount of optical crosstalk between adjacent pixel sensors.
- DTI structure 436 may absorb, refract, and/or reflect incident light, which may reduce the amount of incident light that travels through a pixel sensor 400 into an adjacent pixel sensor and is absorbed by the adjacent pixel sensor.
- the DTI structure 436 may reflect incident light toward the photodiode 404 , thereby increasing the amount of incident light that is absorbed by the photodiode 404 (which increases the quantum efficiency of the pixel sensor 400 ).
- the DTI structure 436 may be filled with an oxide material such as a silicon oxide (SiO x ) (e.g., silicon dioxide (SiO 2 )) and/or another type of oxide material.
- the DTI structure 436 may be referred to as a full DTI structure 436 in that the DTI structure 436 extends through the full height of the substrate 402 from a first side (e.g., the top surface or front side) of the substrate 402 to a second side (e.g., the bottom surface or back side) of the substrate 402 .
- the DTI structure 436 may absorb, refract, and/or reflect incident light along the full height or the full thickness of the substrate, which may further reduce optical crosstalk and may further increase the quantum efficiency of the pixel sensor 400 .
- the height (or the depth) of the DTI structure 436 may be in a range of approximately 1 micron (e.g., to provide sufficient isolation performance) and approximately 9 microns (e.g., to provide sufficient leakage performance and to avoid excessive damage to the substrate 402 ).
- other values for the height (or the depth) of the DTI structure 436 are within the scope of the present disclosure.
- the DTI structure 436 may taper from the first side (e.g., the top surface or front side) of the substrate 402 to the second side (e.g., the bottom surface or back side) of the substrate 402 such that the width of the DTI structure 436 decreases from the first side (e.g., the top surface or front side) of the substrate 402 to the second side (e.g., the bottom surface or back side) of the substrate 402 .
- the etch rate, when forming the DTI structure 436 may be greater near the first side (e.g., the top surface or front side) of the substrate 402 relative to the second side (e.g., the bottom surface or back side) of the substrate 402 due to the etchant that is used to etch the DTI structure 436 being in contact for a greater duration near the first side (e.g., the top surface or front side) of the substrate 402 relative to the second side (e.g., the bottom surface or back side) of the substrate 402 .
- the transfer gate 414 , the drain region 412 , and/or other structures of the pixel sensor 400 may be electrically connected with a metallization layer, above the substrate 402 , that includes a plurality of conductive structures 438 .
- the conductive structures 438 may be included in a BEOL region and/or a middle end of line (MEOL) region of the image sensor in which the pixel sensor 400 is included, and may electrically connect the pixel sensor 400 to other devices and/or structures in the image sensor and/or to external packaging of the image sensor.
- the conductive structures 438 may include trenches, vias, and/or other types of BEOL structures and/or MEOL structures, and may be formed of various types of materials including one or more types of metals, metal alloys, or a combination thereof.
- the conductive structures 438 may also be configured to reflect incident light that travels through the substrate 402 back toward the photodiode 404 . In this way, the reflected incident light may be absorbed by the photodiode 404 , which increases the quantum efficiency of the photodiode 404 .
- the size (or area) of the conductive structures may be configured to achieve and/or provide a particular light reflection performance. For example, a ratio between the area of the conductive structures 438 , and an area of a dielectric layer 444 , may be in a range of approximately 0.3 to approximately 1.5 to provide sufficient light reflection performance. However, other values for the ratio are within the scope of the present disclosure. The ratio may be increased or decreased to respectively increase or decrease the light reflection performance of the conductive structures 438 .
- the conductive structures 438 may be electrically connected to the transfer gate 414 , the drain region 412 , and/or other structures of the pixel sensor 400 by interconnect structures 440 .
- the interconnect structures 440 may include contact plugs, vias, and/or other types of structures.
- the interconnect structures 440 may each be filled with a conductive material, such as tungsten, cobalt, ruthenium, and/or another type of conductive material.
- An absorption layer 442 may be included on a surface of the conductive structures 438 that faces the substrate 402 .
- the absorption layer 442 may be configured to absorb infrared light (e.g., an infrared component of incident light) that travels through the substrate 402 .
- the absorption layer 442 may absorb infrared light, which reduces the amount of infrared light that is absorbed by the photodiode 404 .
- This may decrease noise that might otherwise be caused by the infrared light in images and/or video that is generated based on the photocurrent generated by the photodiode 404 , may increase color accuracy (e.g., as the infrared light might otherwise result in elevated and inaccurate photocurrents), and/or may increase photosensitivity (e.g., as the infrared light might otherwise reduce the sensitivity of the photodiode 404 ), among other examples.
- the absorption layer 442 is omitted from the conductive structures 438 such that infrared light is reflected toward the photodiode 404 by the conductive structures 438 .
- This configuration may be implemented, for example, in an MR pixel sensor in which the photodiode 404 is configured to absorb and measure infrared light.
- the conductive structures 438 , the interconnect structures 440 , and the absorption layer 442 may be included in the dielectric layer 444 over the substrate 402 .
- the dielectric layer 444 may include an intermetal dielectric (IMD) formed of an oxide material such as a silicon oxide (SiO x ) (e.g., silicon dioxide (SiO 2 )), a silicon nitride (SiN x ), a silicon carbide (SiC x ), a titanium nitride (TiN x ), a tantalum nitride (TaN x ), a hafnium oxide (HfO x ), a tantalum oxide (TaO x ), an aluminum oxide (AlO x ), or another type of dielectric material.
- a silicon oxide SiO x
- SiO 2 silicon dioxide
- SiN x silicon carbide
- TiN x silicon carbide
- TiN x titanium nitride
- FIG. 4B illustrates an example configuration of the absorption layer 442 .
- the absorption layer 442 may be formed to a thickness (T).
- the thickness (T′) of the absorption layer 442 may be in a range of approximately 10 angstroms (e.g., to provide sufficient infrared light absorption performance) to approximately 500 angstroms (e.g., to maintain a sufficiently low contact resistance between the conductive structures 438 and the interconnect structures 440 ).
- other values for the thickness (T) of the absorption layer 442 are within the scope of the present disclosure.
- the absorption layer 442 may include various types of dielectric materials and/or other types of materials that are capable of absorbing infrared light and/or light having a wavelength greater than approximately 750 nanometers.
- the absorption layer 442 includes a silicon oxide (Si x O y ), tantalum (Ta), a tantalum nitride (Ta x N y ), or a combination thereof.
- the absorption layer 442 includes a combination of tantalum and a tantalum nitride, where the ratio between the tantalum nitride and the tantalum is in a range of approximately 0.1 to approximately 2. However, other values for the ratio are within the scope of the present disclosure.
- FIGS. 4C-4E illustrate various example configurations of conductive structures 438 .
- the conductive structures 438 may be configured to reflect the visible light component of incident light, which may include incident light in wavelength range of approximately 350 nanometers to approximately 750 nanometers or greater.
- a conductive structure 438 may include a layer 446 of metal material, such as gold (Au), silver (Ag), copper (Cu), aluminum (Al), another type of highly reflective metal, an alloy thereof, or a combination thereof.
- the metal material may reflect incident light toward the photodiode 404 of the pixel sensor 400 , which may increase the quantum efficiency of the pixel sensor 400 .
- gold may be used in implementations where the incident light into the pixel sensor 400 is estimated to include shorter wavelengths of light, such as in a range of approximately 200 nanometers to approximately 600 nanometers.
- aluminum may be used in implementations where the incident light into the pixel sensor 400 is estimated to include relatively longer wavelengths of light, such as in a range of approximately 650 nanometers to approximately 1250 nanometers.
- a conductive structure 438 may include two layers of metal material, such as the layer 446 and layer 448 .
- the layer 448 may include tungsten or another metal that, in combination with the metal material of the layer 446 , further increases the light reflection performance of the conductive structure 438 .
- the layer 446 is included over and/or on the layer 448 .
- the layer 448 is included over and/or on the layer 446 .
- a conductive structure 438 may include three layers of metal material, such as the layer 446 , the layer 448 , and layer 450 .
- the layer 450 may include a metal material such as gold (Au), silver (Ag), copper (Cu), aluminum (Al), another type of highly reflective metal, an alloy thereof, or a combination thereof.
- the layer 446 and the layer 450 may include the same metal material.
- the layer 446 and the layer 450 may include different metal materials.
- the layer 446 and the layer 450 may include different metal materials to increase the light reflection performance of the conductive structure 438 across a wider range of light wavelengths.
- the layer 446 may include gold to reflect shorter wavelengths of light, and the layer 450 may include aluminum to reflect longer wavelengths of light.
- the layer 450 is included over and/or on the layer 446
- the layer 446 is included over and/or on the layer 448 .
- the layer 448 is included in between the layer 446 and the layer 450 .
- a conductive structure 438 may include four or more layers of metal material to further increase the light reflection performance of the conductive structure 438 , which increases the height/thickness of the conductive structure 438 .
- FIGS. 4A-4E are provided as one or more examples. Other examples may differ from what is described with regard to FIGS. 4A-4E .
- FIGS. 5A-5W are diagrams of an example implementation 500 described herein.
- Example implementation 500 may be an example process for forming the pixel sensor 400 .
- the example techniques and procedures described in connection with FIGS. 5A-5W may be used to form other pixel sensors described herein or portions thereof.
- the example process for forming the pixel sensor 400 may be performed in connection with the substrate 402 .
- a plurality of openings 502 may be formed through the substrate 402 from a first side 504 to a second side 506 .
- the deposition tool 102 may form a photoresist layer on the substrate 402
- the exposure tool 104 may expose the photoresist layer to a radiation source to pattern the photoresist layer
- the developer tool 106 may develop and remove portions of the photoresist layer to expose the pattern
- the etch tool 108 may etch portions of the substrate 402 to form the openings 502 .
- the etch tool 108 may etch the substrate 402 starting from the first side 504 (e.g., the top surface of the substrate 402 ), through the substrate 402 , and through the second side 506 (e.g., the bottom surface of the substrate 402 ) such that the openings 502 extend through the substrate 402 on the first side 504 and on the second side 506 . Accordingly, the openings 502 may be formed as part of front side processing of the pixel sensor 400 , which may result in the width of the openings 502 near the first side 504 being greater relative to the width of the openings 502 near the second side 506 .
- a photoresist removal tool removes the remaining portions of the photoresist layer (e.g., using a chemical stripper, a plasma asher, and/or another technique) after the etch tool 108 etches the substrate 402 .
- the plurality of openings 502 may be filled with an oxide material to form the DTI structure 436 .
- the deposition tool 102 may deposit the oxide material to form the DTI structure 436 by a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique described above in connection with FIG. 1 .
- the deposition tool 102 may deposit the oxide material from the first side 504 into the openings 502 such that the DTI structure 436 extends through the substrate 402 on the first side 504 and on the second side 506 .
- a plurality of regions of the substrate 402 may be doped to form the n-type regions 406 a - 406 c , the p-type region 408 , the drain extension region 410 , and the drain region 412 .
- the ion implantation tool 114 dopes the plurality of regions of the substrate 402 by one or more ion implantation operations.
- the ion implantation tool 114 may implant n + ions in the substrate 402 to form the n-type regions 406 a - 406 c , may implant p + ions in the substrate 402 to form the p-type region 408 , may implant n + ions in the substrate 402 to form the drain extension region 410 , and may implant n + ions in the substrate 402 to form the drain region 412 .
- the plurality of regions of the substrate 402 may be doped using another doping technique such as diffusion.
- the drain region 412 is formed by epitaxial growth.
- the ion implantation tool 114 may form the n-type region 406 c within the perimeter of the DTI structure 436 .
- the ion implantation tool 114 may form the n-type region 406 b above and/or over the n-type region 406 c and within the perimeter of the DTI structure 436 .
- the ion implantation tool 114 may form the n-type region 406 a above and/or over the n-type region 406 b and within the perimeter of the DTI structure 436 .
- the ion implantation tool 114 may form the p-type region 408 above and/or over the n-type region 406 a and within the perimeter of the DTI structure 436 .
- the ion implantation tool 114 may form the drain extension region 410 and the drain region 412 within the perimeter of the DTI structure 436 .
- the n-type region 406 a , the n-type region 406 b , and/or the n-type region 406 c may be doped with different n-type dopant concentrations.
- the drain extension region 410 and the drain region 412 may be doped with different n-type dopant concentrations.
- the gate dielectric layer 416 may be formed over and/or on the top surface of the substrate 402 .
- the deposition tool 102 may deposit the gate dielectric layer 416 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique described above in connection with FIG. 1 .
- the planarization tool 110 may planarize the gate dielectric layer 416 after the gate dielectric layer 416 is deposited.
- the transfer gate 414 may be formed over and/or on the gate dielectric layer 416 , and between the regions 406 , 408 and the regions 410 , 412 .
- the deposition tool 102 deposits the transfer gate 414 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique
- the plating tool 112 deposits the transfer gate 414 using an electroplating operation, or a combination thereof.
- the ion implantation tool 114 forms the transfer gate 414 using one or more ion implantation operations.
- the oxide layer 418 may be formed over and/or on the gate dielectric layer 416 , on the sidewalls of the transfer gate 414 , and over and/or on the transfer gate 414 .
- the deposition tool 102 may deposit the oxide layer 418 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique described above in connection with FIG. 1 .
- the contact etch stop layer (CESL) 420 may be formed over and/or on the oxide layer 418 and over the transfer gate 414 .
- the deposition tool 102 may deposit the contact etch stop layer 420 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique.
- a first layer 508 of the dielectric layer 444 may be formed over and/or on the contact etch stop layer 420 .
- the deposition tool 102 may deposit the first layer 508 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique.
- the planarization tool 110 may planarize the first layer 508 after the first layer 508 is deposited.
- a plurality of openings 510 may be formed through the first layer 508 .
- one or more of the openings 510 may be formed through the contact etch stop layer 420 , through the oxide layer 418 , and/or through the gate dielectric layer 416 .
- a first one of the openings 510 may be formed over the p-type region 408 ; a second one of the openings 510 may be formed over the transfer gate 414 ; and a third one of the openings 510 may be formed over the drain region 412 .
- the deposition tool 102 may form a photoresist layer on the first layer 508 , the exposure tool 104 may expose the photoresist layer to a radiation source to pattern the photoresist layer, the developer tool 106 may develop and remove portions of the photoresist layer to expose the pattern, and the etch tool 108 may etch portions of the first layer 508 , the contact etch stop layer 420 , the oxide layer 418 , and/or the gate dielectric layer 416 to form the openings 510 .
- a photoresist removal tool removes the remaining portions of the photoresist layer (e.g., using a chemical stripper, a plasma asher, and/or another technique).
- the openings 510 may be filled to form the interconnect structures 440 .
- the deposition tool 102 may deposit the material of the interconnect structures 440 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique, the plating tool 112 may deposit the material of the interconnect structures 440 using an electroplating operation, or a combination thereof.
- the planarization tool 110 may planarize the interconnect structures 440 after the interconnect structures 440 are deposited.
- a second layer 512 of the dielectric layer 444 may be formed over and/or on the first layer 508 .
- the deposition tool 102 may deposit the second layer 512 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique.
- the planarization tool 110 may planarize the second layer 512 after the second layer 512 is deposited.
- a plurality of openings 514 may be formed in and/or through the second layer 512 to expose the top surfaces of the interconnect structures 440 .
- the absorption layer 442 and the conductive structures 438 may be connected to the interconnect structures 440 .
- the deposition tool 102 may form a photoresist layer on the second layer 512
- the exposure tool 104 may expose the photoresist layer to a radiation source to pattern the photoresist layer
- the developer tool 106 may develop and remove portions of the photoresist layer to expose the pattern
- the etch tool 108 may etch portions of the second layer 512 to form the openings 514 .
- a photoresist removal tool removes the remaining portions of the photoresist layer (e.g., using a chemical stripper, a plasma asher, and/or another technique).
- the absorption layer 442 may be formed in the openings 514 and electrically connected to the interconnect structures 440 .
- the deposition tool 102 may deposit the material of the absorption layer 442 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique, the plating tool 112 may deposit the material of the absorption layer 442 using an electroplating operation, or a combination thereof.
- the conductive structures 438 may be formed in the openings 514 over and/or on the absorption layer 442 .
- the deposition tool 102 may deposit the material of the conductive structures 438 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique, the plating tool 112 may deposit the material of the conductive structures 438 using an electroplating operation, or a combination thereof.
- the planarization tool 110 may planarize the conductive structures 438 after the conductive structures 438 are deposited.
- the remaining portion of the dielectric layer 444 may be formed over and/or on the second layer 512 .
- the deposition tool 102 may deposit the remaining portion of the dielectric layer 444 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique.
- the planarization tool 110 may planarize the dielectric layer 444 after the remaining portion of the dielectric layer 444 is deposited.
- Back side processing may be performed on the pixel sensor 400 .
- the pixel sensor 400 may be mounted to a carrier substrate so that the back side processing may be performed.
- the back side processing may include forming the oxide layer 422 over and/or on the bottom surface of the substrate 402 .
- the deposition tool 102 may deposit the oxide layer 422 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique.
- the planarization tool 110 may planarize the oxide layer 422 after the oxide layer 422 is deposited.
- the metal layer 434 may be formed over and/or on the oxide layer 422 .
- the deposition tool 102 may deposit the material of the metal layer 434 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique, the plating tool 112 may deposit the material of the metal layer 434 using an electroplating operation, or a combination thereof.
- the planarization tool 110 may planarize the metal layer 434 after the metal layer 434 is deposited.
- portions of the metal layer 434 and portions of the oxide layer 422 may be removed to form the grid structure 432 .
- the grid structure 432 may be formed by coating the metal layer 434 with a photoresist (e.g., using the deposition tool 102 ), forming a pattern in the photoresist by exposing the photoresist to a radiation source (e.g., using the exposure tool 104 ), removing either the exposed portions or the non-exposed portions of the photoresist (e.g., using developer tool 106 ), and etching through the metal layer 434 and into a portion of the oxide layer 422 (e.g., using the etch tool 108 ) based on the pattern in the photoresist.
- a photoresist e.g., using the deposition tool 102
- a radiation source e.g., using the exposure tool 104
- removing either the exposed portions or the non-exposed portions of the photoresist e.g., using developer tool
- the dielectric layer 424 may be formed over the back side of the substrate 402 and may fill the spaces in between the grid structure 432 .
- the deposition tool 102 may deposit the dielectric layer 424 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique described above in connection with FIG. 1 .
- the dielectric layer 424 may be formed over and/or on the oxide layer 422 and between the interconnected columns of the grid structure 432 .
- the planarization tool 110 may planarize the dielectric layer 424 after the dielectric layer 424 is deposited.
- the ARC 426 may be formed over the back side of the substrate 402 and over and/or on the dielectric layer 424 .
- the deposition tool 102 may deposit the ARC 426 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique described above in connection with FIG. 1 .
- the planarization tool 110 may planarize the ARC 426 after the ARC 426 is deposited.
- the color filter layer 428 may be formed over the back side of the substrate 402 and over and/or on the ARC 426 .
- the deposition tool 102 may deposit the filter layer 428 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique described above in connection with FIG. 1 .
- the planarization tool 110 may planarize the filter layer 428 after the filter layer 428 is deposited.
- the micro-lens layer 430 may be formed over the back side of the substrate 402 and over and/or on the color filter layer 428 .
- the deposition tool 102 may deposit the micro-lens layer 430 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique described above in connection with FIG. 1 .
- FIGS. 5A-5W are provided as an example. Other examples may differ from what is described with regard to FIGS. 5A-5W .
- FIG. 6 is a diagram of an example pixel sensor 600 described herein.
- the pixel sensor 600 may include components 602 - 644 similar to the components 402 - 444 of the pixel sensor 400 .
- the pixel sensor 600 may be similar to the pixel sensor 400 , except that the pixel sensor 600 includes larger conductive structures 638 that laterally extends further relative to the conductive structures 438 . This permits the pixel sensor 600 to reflect a greater amount of the visible light component 646 of incident light into the pixel sensor 600 relative to the pixel sensor 400 .
- the pixel sensor 600 includes an absorption layer 642 that laterally extends further relative to the absorption layer 442 .
- the pixel sensor 600 may be formed by the techniques described above in connection with FIGS. 5A-5W .
- FIG. 6 is provided as an example. Other examples may differ from what is described with regard to FIG. 6 .
- FIG. 7 is a diagram of an example pixel sensor 700 described herein.
- the pixel sensor 700 may include components 702 - 744 similar to the components 602 - 644 of the pixel sensor 600 .
- the pixel sensor 700 may be similar to the pixel sensor 600 , except that the DTI structure 736 of the pixel sensor 700 is tapered from the bottom surface of the substrate 702 to the top surface of the substrate 702 such that the width of the DTI structure 736 decreases from the bottom surface of the substrate 702 to the top surface of the substrate 702 . This may result from the DTI structure 736 being etched into the back side of the pixel sensor 700 during back side processing of the pixel sensor 700 .
- FIG. 7 is provided as an example. Other examples may differ from what is described with regard to FIG. 7 .
- FIGS. 8A-8D are diagrams of an example implementation 800 described herein.
- Example implementation 800 may be an example process for forming the pixel sensor 700 .
- the example techniques and procedures described in connection with FIGS. 8A-8D may be used in connection with other pixel sensors described herein.
- the example process for forming the pixel sensor 700 may include one or more of the front side processing operations and/or techniques described above in connection with FIGS. 5A-5P to form a subset of the components and/or structures included in the pixel sensor 700 .
- a plurality of openings 802 may be formed through the substrate 702 from a second side 806 to a first side 804 .
- the deposition tool 102 may form a photoresist layer on the bottom surface or back side of the substrate 702
- the exposure tool 104 may expose the photoresist layer to a radiation source to pattern the photoresist layer
- the developer tool 106 may develop and remove portions of the photoresist layer to expose the pattern
- the etch tool 108 may etch portions of the substrate 702 to form the openings 802 .
- the etch tool 108 may etch the substrate 702 starting from the second side 806 (e.g., the bottom surface of the substrate 702 ), through the substrate 702 , and through the first side 804 (e.g., the top surface of the substrate 702 ) such that the openings 802 extend through the substrate 702 on the first side 804 and on the second side 806 . Accordingly, the openings 802 may be formed as part of back side processing of the pixel sensor 700 , which may result in the width of the openings 802 near the second side 806 being greater relative to the width of the openings 802 near the first side 804 .
- a photoresist removal tool removes the remaining portions of the photoresist layer (e.g., using a chemical stripper, a plasma asher, and/or another technique) after the etch tool 108 etches the substrate 702 .
- the plurality of openings 802 may be filled with an oxide material to form the DTI structure 736 .
- the deposition tool 102 may deposit the oxide material to form the DTI structure 736 by a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique described above in connection with FIG. 1 .
- the deposition tool 102 may deposit the oxide material from the second side 806 into the openings 802 such that the DTI structure 736 extends through the substrate 702 on the first side 804 and on the second side 806 .
- the deposition tool 102 may also deposit the oxide material to form the oxide layer 722 over and/or on the back side of the substrate 702 by a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique described above in connection with FIG. 1 .
- the oxide layer 722 may be formed as part of the same deposition operation as the DTI structure 736 or in a separate deposition operation.
- the remaining back side processing operations may be performed in a manner similar to the back side processing operations and/or techniques described above in connection with FIGS. 5R-5W to form a subset of the components and/or structures included in the pixel sensor 700 .
- FIGS. 8A-8D are provided as an example. Other examples may differ from what is described with regard to FIGS. 8A-8D .
- FIG. 9 is a diagram of an example pixel sensor 900 described herein.
- the pixel sensor 900 may include components 902 - 944 similar to the components 602 - 644 of the pixel sensor 600 .
- the pixel sensor 900 may be similar to the pixel sensor 600 , except that the DTI structure 936 of the pixel sensor 900 is tapered inward in the substrate 902 from both the bottom surface of the substrate 902 and from the top surface of the substrate 902 such that the DTI structure 936 includes a concave shape (or an hourglass shape).
- the width of the DTI structure 936 may decrease from the bottom surface of the substrate 902 and from the top surface of the substrate 902 toward an intermediate point 946 (e.g., a center point or another location) along the height of the DTI structure 936 in the substrate 902 .
- This concave shape may result from the DTI structure 936 being formed by multiple operations as part of front side processing and back side processing of the pixel sensor 900 .
- FIG. 9 is provided as an example. Other examples may differ from what is described with regard to FIG. 9 .
- FIGS. 10A-10H are diagrams of an example implementation 1000 described herein.
- Example implementation 1000 may be an example process for forming the pixel sensor 900 .
- the example techniques and procedures described in connection with FIGS. 10A-10H may be used to form other pixel sensors described herein or portions thereof.
- the example process for forming the pixel sensor 900 may be performed in connection with the substrate 902 .
- a first portion 1002 a of a plurality of openings 1002 may be formed into a portion of the substrate 902 from a first side 1004 toward a second side 1006 .
- the deposition tool 102 may form a photoresist layer on the substrate 902
- the exposure tool 104 may expose the photoresist layer to a radiation source to pattern the photoresist layer
- the developer tool 106 may develop and remove portions of the photoresist layer to expose the pattern
- the etch tool 108 may etch portions of the substrate 902 to form the first portion 1002 a of the openings 1002 .
- the etch tool 108 may etch the substrate 902 starting from the first side 1004 (e.g., the top surface of the substrate 902 ) and into the substrate 902 toward the second side 1006 (e.g., the bottom surface of the substrate 902 ) such that the first portion 1002 a of the openings 1002 extends into the substrate 902 from the first side 1004 .
- the first portion 1002 a of the openings 1002 may be formed as part of front side processing of the pixel sensor 900 , which may result in the width of the first portion 1002 a of the openings 1002 near the first side 1004 being greater relative to the width of the first portion 1002 a of the openings 1002 near the bottom of the first portion 1002 a of the openings 1002 .
- a photoresist removal tool removes the remaining portions of the photoresist layer (e.g., using a chemical stripper, a plasma asher, and/or another technique) after the etch tool 108 etches the substrate 902 .
- the first portion 1002 a of the openings 1002 may be filled with an oxide material to form a first portion 1008 a of the DTI structure 936 .
- the deposition tool 102 may deposit the oxide material to form the first portion 1008 a of the DTI structure 936 by a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique described above in connection with FIG. 1 .
- the deposition tool 102 may deposit the oxide material from the first side 1004 into the first portion 1002 a of the openings 1002 such that the first portion 1008 a of the DTI structure 936 extends into the substrate 902 from the first side 1004 .
- a plurality of regions of the substrate 902 may be doped to form the n-type regions 906 a - 906 c , the p-type region 908 , the drain extension region 910 , and the drain region 912 in a similar manner as described above in connection with FIG. 5D .
- additional front side processing techniques and/or operations may be performed to form a subset of the structures and/or components of the pixel sensor 900 in a similar manner as described above in connection with FIGS. 5E-5P .
- a second portion 1002 b of a plurality of openings 1002 may be formed into another portion of the substrate 902 from the second side 1006 toward the first side 1004 .
- the deposition tool 102 may form a photoresist layer on the substrate 902
- the exposure tool 104 may expose the photoresist layer to a radiation source to pattern the photoresist layer
- the developer tool 106 may develop and remove portions of the photoresist layer to expose the pattern
- the etch tool 108 may etch portions of the substrate 902 to form the second portion 1002 b of the openings 1002 .
- the etch tool 108 may etch the substrate 902 starting from the second side 1006 (e.g., the bottom surface of the substrate 902 ) and into the substrate 902 toward the first side 1004 (e.g., the top surface of the substrate 902 ) such that the second portion 1002 b of the openings 1002 extends into the substrate 902 from the second side 1006 .
- the second portion 1002 b of the openings 1002 may be formed as part of back side processing of the pixel sensor 900 , which may result in the width of the second portion 1002 b of the openings 1002 near the second side 1006 being greater relative to the width of the second portion 1002 b of the openings 1002 near the bottom of the first portion 1002 b of the openings 1002 (e.g., near the intermediate point 946 ).
- the etch tool 108 may etch the second portion 1002 b of the openings 1002 such that the second portion 1002 b connects with the first portion 1002 a at the intermediate point 946 (e.g., a center point or another location) along the height of the DTI structure 936 in the substrate 902 .
- a photoresist removal tool removes the remaining portions of the photoresist layer (e.g., using a chemical stripper, a plasma asher, and/or another technique) after the etch tool 108 etches the substrate 902 .
- the second portion 1002 b of the openings 1002 may be filled with an oxide material to form a second portion 1008 b of the DTI structure 936 that connects with the first portion 1008 a of the DTI structure 936 .
- the deposition tool 102 may deposit the oxide material to form the second portion 1008 b of the DTI structure 936 by a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique described above in connection with FIG. 1 .
- the deposition tool 102 may deposit the oxide material from the second side 1006 into the second portion 1002 b of the openings 1002 such that the second portion 1008 b of the DTI structure 936 extends into the substrate 902 from the second side 1006 .
- the oxide material of the first portion 1008 a may be the same oxide material as the second portion 1008 b or a different oxide material.
- the deposition tool 102 may also deposit the oxide material to form the oxide layer 922 over and/or on the back side of the substrate 902 by a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique described above in connection with FIG. 1 .
- the oxide layer 922 may be formed as part of the same deposition operation as the second portion 1008 b of the DTI structure 936 or in a separate deposition operation.
- the remaining back side processing operations may be performed in a manner similar to the back side processing operations and/or techniques described above in connection with FIGS. 5R-5W to form a subset of the components and/or structures included in the pixel sensor 900 .
- FIGS. 10A-10H are provided as an example. Other examples may differ from what is described with regard to FIGS. 10A-10H .
- FIGS. 11A-11H are diagrams of example pixel sensor configurations described herein.
- the example pixel sensor configurations may include example pixel sensor configurations of visible light pixel sensors and white sensors for the pixel array 200 and/or 300 described herein.
- the pixel sensors included in the example pixel sensor configurations described in connection with FIGS. 11A-11H may include a pixel sensor 202 , an octagon-shaped pixel sensor 302 , a square-shaped pixel sensor 304 , and/or one or more of the pixel sensors 400 , 600 , 700 , and/or 900 .
- the pixel sensors included in the example pixel sensor configurations described in connection with FIGS. 11A-11H may be electrically and optically isolated by a DTI structure such as the DTI structure 204 , 306 , 436 , 636 , 736 , and/or 936 .
- an example pixel sensor configuration 1100 may include a plurality of pixel sensors arranged in a grid.
- the pixel sensors may include a subset of green pixel sensors 1102 (e.g., pixel sensors configured to generate green light information), a subset of blue pixel sensors 1104 (e.g., pixel sensors configured to generate blue light information), a subset of red pixel sensors 1106 (e.g., pixel sensors configurated to generate red light information), and a subset of white pixel sensors 1108 (e.g., pixel sensors configured to generate luminance information).
- green pixel sensors 1102 e.g., pixel sensors configured to generate green light information
- blue pixel sensors 1104 e.g., pixel sensors configured to generate blue light information
- red pixel sensors 1106 e.g., pixel sensors configurated to generate red light information
- white pixel sensors 1108 e.g., pixel sensors configured to generate luminance information
- the pixel sensors included in the pixel sensor configuration 1100 may be arranged in groups of contiguous pixel sensors of the same color types along with a white pixel sensor 1108 .
- the pixel sensor configuration 1100 may include one or more groups of a plurality of contiguous green pixel sensors 1102 , each arranged with an associated white pixel sensor 1108 .
- the pixel sensor configuration 1100 may include one or more groups of a plurality of contiguous blue pixel sensors 1104 , each arranged with an associated white pixel sensor 1108 .
- the pixel sensor configuration 1100 may include one or more groups of a plurality of contiguous red pixel sensors 1106 , each arranged with an associated white pixel sensor 1108 .
- Arranging groups of contiguous pixel sensors of the same color types may provide increased optical crosstalk performance, as there is less opportunity for incident light that is filtered for a first color (e.g., green) to travel into a pixel sensor of another color type (e.g., red) because there are fewer adjacent pixel sensors of different color types.
- a first color e.g., green
- a pixel sensor of another color type e.g., red
- an example pixel sensor configuration 1110 may include green pixel sensors 1112 , blue pixel sensors 1114 , red pixel sensors 1116 , and white pixel sensors 1118 .
- the example pixel sensor configuration 1110 may be similar to the example pixel sensor configuration 1100 , except that the example pixel sensor configuration 1110 includes a greater ratio of white pixel sensors 1118 to visible light pixel sensors (e.g., green pixel sensors 1112 , blue pixel sensors 1114 , and red pixel sensors 1116 ). In some implementations, the ratio between white pixel sensors 1118 and visible light pixel sensors is 1:1. This configuration may provide increased luminance sensitivity and low-light performance while still providing sufficient color sensitivity.
- an example pixel sensor configuration 1120 may include green pixel sensors 1122 , blue pixel sensors 1124 , red pixel sensors 1126 , and white pixel sensors 1128 .
- the example pixel sensor configuration 1120 may include physically larger green pixel sensors, blue pixel sensors, and red pixel sensors relative to the example pixel sensor configuration 1100 and the example pixel sensor configuration 1110 .
- the green pixel sensors 1122 , the blue pixel sensors 1124 , and the red pixel sensors 1126 may be physically larger relative to the white pixel sensors 1128 .
- the green pixel sensors 1122 , the blue pixel sensors 1124 , and the red pixel sensors 1126 may be configured as approximately square-shaped, except that the white pixel sensors 1128 are arranged near a corner of the green pixel sensors 1122 , the blue pixel sensors 1124 , and the red pixel sensors 1126 .
- the larger pixel sensors of the example pixel sensor configuration 1120 may provide a larger area over which the pixel sensors can absorb incident light. However, the larger pixel sensors include fewer pixel sensors relative to the example pixel sensor configuration 1100 and the example pixel sensor configuration 1110 and/or may result in the pixel sensor configuration 1120 being physically larger relative to the example pixel sensor configuration 1100 and the example pixel sensor configuration 1110 .
- an example pixel sensor configuration 1130 may include green pixel sensors 1132 , blue pixel sensors 1134 , red pixel sensors 1136 , and white pixel sensors 1138 .
- the example pixel sensor configuration 1130 may be similar to the example pixel sensor configuration 1120 , except that the example pixel sensor configuration 1130 includes physically smaller white pixel sensors 1138 relative to the white pixel sensors 1128 . This configuration may provide increased color sensitivity while still providing sufficient luminance sensitivity and low-light performance.
- an example pixel sensor configuration 1140 may include green pixel sensors 1142 , blue pixel sensors 1144 , red pixel sensors 1146 , and white pixel sensors 1148 .
- the example pixel sensor configuration 1140 may be similar to the example pixel sensor configuration 1130 , except that the example pixel sensor configuration 1140 includes physically larger white pixel sensors 1148 relative to the white pixel sensors 1138 and fewer white pixel sensors 1148 relative to the white pixel sensors 1138 .
- the white pixel sensors 1148 are shared among the visible light pixel sensors.
- the larger white pixel sensors 1148 may be less complex to manufacture relative to the greater quantity of smaller pixel sensors 1138 while still providing sufficient luminance sensitivity and low-light performance.
- an example pixel sensor configuration 1150 may include green pixel sensors 1152 , blue pixel sensors 1154 , red pixel sensors 1156 , and white pixel sensors 1158 .
- the example pixel sensor configuration 1150 may be similar to the example pixel sensor configuration 1140 , except that the example pixel sensor configuration 1150 includes physically smaller white pixel sensors 1158 relative to the white pixel sensors 1148 . This configuration may provide increased color sensitivity while still providing sufficient luminance sensitivity and low-light performance.
- an example pixel sensor configuration 1160 may include green pixel sensors 1162 , blue pixel sensors 1164 , red pixel sensors 1166 , and white pixel sensors 1168 .
- the example pixel sensor configuration 1160 includes octagon-shaped pixel sensors and square-shaped pixel sensors. The combination of octagon-shaped pixel sensors and square shaped-pixel sensors may permit the pixel sensors to be more densely arranged in the example pixel sensor configuration 1160 , for example, by including a square-shaped pixel sensor between a plurality of octagon-shaped pixel sensors.
- the visible light pixel sensors may be configured as the physically larger octagon-shaped pixel sensors, and the white pixel sensors 1168 may be configured as the physically smaller square-shaped pixel sensors. This may provide increased color sensitivity while still providing sufficient luminance sensitivity and low-light performance.
- an example pixel sensor configuration 1170 may include green pixel sensors 1172 , blue pixel sensors 1174 , red pixel sensors 1176 , and white pixel sensors 1178 .
- the example pixel sensor configuration 1170 may be similar to the example pixel sensor configuration 1160 , except that the visible light pixel sensors (e.g., the green pixel sensors 1172 , the blue pixel sensors 1174 , and the red pixel sensors 1176 ) are configured as the physically smaller square-shaped pixel sensors, and the white pixel sensors 1178 may be configured as the physically larger octagon-shaped pixel sensors. This configuration may provide increased luminance sensitivity and low-light performance while still providing sufficient color sensitivity.
- FIGS. 11A-11H are provided as examples. Other examples may differ from what is described with regard to FIGS. 11A-11H .
- FIG. 12 is a diagram 1200 of example light absorption data described herein.
- the light absorption data is associated with various combinations of materials for an absorption layer described herein (e.g., the absorption layer 442 , 642 , 742 , and/or 942 ).
- the diagram 1200 may indicate the absorbance of the various combinations of materials across a wavelength range.
- the line 1302 may correspond to a combination of tantalum (Ta) and silicon dioxide (SiO 2 ), in which the ratio between the tantalum and the silicon dioxide is approximately 0.05.
- the line 1304 may correspond to a combination of tantalum (Ta) and silicon dioxide (SiO 2 ), in which the ratio between the tantalum and the silicon dioxide is approximately 0.167.
- the line 1306 may correspond to a combination of tantalum (Ta) and silicon dioxide (SiO 2 ), in which the ratio between the tantalum and the silicon dioxide is approximately 0.125.
- FIG. 12 is provided as an example. Other examples may differ from what is described with regard to FIG. 12 .
- FIG. 13 is a diagram of example components of a device 1300 .
- one or more of the semiconductor processing tools 102 - 114 and/or the wafer/die transport tool 116 may include one or more devices 1300 and/or one or more components of device 1300 .
- device 1300 may include a bus 1310 , a processor 1320 , a memory 1330 , a storage component 1340 , an input component 1350 , an output component 1360 , and a communication component 1370 .
- Bus 1310 includes a component that enables wired and/or wireless communication among the components of device 1300 .
- Processor 1320 includes a central processing unit, a graphics processing unit, a microprocessor, a controller, a microcontroller, a digital signal processor, a field-programmable gate array, an application-specific integrated circuit, and/or another type of processing component.
- Processor 1320 is implemented in hardware, firmware, or a combination of hardware and software.
- processor 1320 includes one or more processors capable of being programmed to perform a function.
- Memory 1330 includes a random access memory, a read only memory, and/or another type of memory (e.g., a flash memory, a magnetic memory, and/or an optical memory).
- Storage component 1340 stores information and/or software related to the operation of device 1300 .
- storage component 1340 may include a hard disk drive, a magnetic disk drive, an optical disk drive, a solid state disk drive, a compact disc, a digital versatile disc, and/or another type of non-transitory computer-readable medium.
- Input component 1350 enables device 1300 to receive input, such as user input and/or sensed inputs.
- input component 1350 may include a touch screen, a keyboard, a keypad, a mouse, a button, a microphone, a switch, a sensor, a global positioning system component, an accelerometer, a gyroscope, and/or an actuator.
- Output component 1360 enables device 1300 to provide output, such as via a display, a speaker, and/or one or more light-emitting diodes.
- Communication component 1370 enables device 1300 to communicate with other devices, such as via a wired connection and/or a wireless connection.
- communication component 1370 may include a receiver, a transmitter, a transceiver, a modem, a network interface card, and/or an antenna.
- Device 1300 may perform one or more processes described herein.
- a non-transitory computer-readable medium e.g., memory 1330 and/or storage component 1340
- a set of instructions e.g., one or more instructions, code, software code, and/or program code
- Processor 1320 may execute the set of instructions to perform one or more processes described herein.
- execution of the set of instructions, by one or more processors 1320 causes the one or more processors 1320 and/or the device 1300 to perform one or more processes described herein.
- hardwired circuitry may be used instead of or in combination with the instructions to perform one or more processes described herein.
- implementations described herein are not limited to any specific combination of hardware circuitry and software.
- Device 1300 may include additional components, fewer components, different components, or differently arranged components than those shown in FIG. 13 . Additionally, or alternatively, a set of components (e.g., one or more components) of device 1300 may perform one or more functions described as being performed by another set of components of device 1300 .
- FIG. 14 is a flowchart of an example process 1400 associated with forming a pixel array.
- one or more process blocks of FIG. 14 may be performed by a one or more semiconductor processing tools (e.g., one or more of the semiconductor processing tools 102 - 114 ). Additionally, or alternatively, one or more process blocks of FIG. 14 may be performed by one or more components of device 1300 , such as processor 1320 , memory 1330 , storage component 1340 , input component 1350 , output component 1360 , and/or communication component 1370 .
- process 1400 may include forming a plurality of openings in a substrate of a pixel array (block 1410 ).
- one or more of the semiconductor processing tools 102 - 114 may form a plurality of openings (e.g., the 502 , 802 , and/or 1002 ) in a substrate (e.g., the substrate 402 , 602 , 702 , and/or 902 ) of a pixel array (e.g., the pixel array 200 and/or 300 ), as described above.
- process 1400 may include filling the plurality of openings with an oxide material to form a DTI structure that extends from a top surface of the substrate to a bottom surface of the substrate (block 1420 ).
- one or more of the semiconductor processing tools 102 - 114 may fill the plurality of openings with an oxide material to form a DTI structure (e.g., the DTI structure 204 , 306 , 436 , 636 , 736 , and/or 936 ) that extends from a top surface (e.g., the first side 504 , 804 , and/or 1004 ) of the substrate to a bottom surface (e.g., the second side 506 , 806 , and/or 1006 ) of the substrate, as described above.
- a DTI structure e.g., the DTI structure 204 , 306 , 436 , 636 , 736 , and/or 936
- a top surface e.g., the first side 504 ,
- process 1400 may include forming, in between the DTI structure, a plurality of pixel sensors included in the pixel array (block 1430 ).
- one or more of the semiconductor processing tools 102 - 114 may form, in between the DTI structure, a plurality of pixel sensors (e.g., the pixel sensors 202 , 302 , 304 , 400 , 600 , 700 , 900 , 1102 , 1104 , 1106 , 1108 , 1112 , 1114 , 1116 , 1118 , 1122 , 1124 , 1126 , 1128 , 1132 , 1134 , 1136 , 1138 , 1142 , 1144 , 1146 , 1148 , 1152 , 1154 , 1156 , 1158 , 1162 , 1164 , 1166 , 1168 , 1172 , 1174 , 1176 , and/or 1178 ) included in the pixel array, as described above
- process 1400 may include connecting the plurality of pixel sensors to a plurality of conductive structures (block 1440 ).
- one or more of the semiconductor processing tools 102 - 114 may connect the plurality of pixel sensors to a plurality of conductive structures (e.g., the conductive structures 438 , 638 , 738 , and/or 938 ), as described above.
- Process 1400 may include additional implementations, such as any single implementation or any combination of implementations described below and/or in connection with one or more other processes described elsewhere herein.
- forming the plurality of openings includes etching through the substrate from the top surface (e.g., the first side 504 ) of the substrate to the bottom surface (e.g., the second side 506 ) of the substrate to form the plurality of openings (e.g., the openings 502 ).
- forming the plurality of openings includes etching through the substrate from the bottom surface (e.g., the second side 806 ) of the substrate to the top surface (e.g., the first side 804 ) of the substrate to form the plurality of openings (e.g., the openings 802 ).
- forming the plurality of openings includes etching into a first portion of the substrate from the top surface (e.g., the first side 1004 ) of the substrate to form a first portion (e.g., the first portion 1002 a ) of the plurality of openings (e.g., the openings 1002 ), and etching into a second portion of the substrate from the bottom surface (e.g., the second side 1006 ) of the substrate to form a second portion (e.g., the second portion 1002 b ) of the plurality of openings, where the second portion of the plurality of openings connects to the first portion of the plurality of openings, and filling the plurality of openings includes filling the first portion of the plurality of openings with the oxide material prior to etching into the second portion of the substrate to form the second portion of the plurality of openings, and filling the second portion of the plurality of openings with the
- connecting the plurality of pixel sensors to the plurality of conductive structures includes forming a first portion (e.g., the first layer 508 ) of an IMD layer (e.g., the dielectric layer 444 , 644 , 744 , and/or 944 ), forming, in the first portion, a plurality of interconnect structures (e.g., the interconnect structures 440 , 640 , 740 , and/or 940 ) that connect to the plurality of pixel sensors, forming a second portion (e.g., the second layer 512 ) of the IMD layer over the first portion, forming, in the second portion, an absorption layer (e.g., the absorption layer 442 , 642 , 742 , and/or 942 ) that connects to the plurality of interconnect structures, and forming, in the second portion, the plurality of conductive structures on the absorption layer.
- a first portion e.g., the first layer 508
- an IMD layer
- the plurality of pixel sensors include a set of contiguous red pixel sensors (e.g., red pixel sensors 1106 ), a first white pixel sensor (e.g., a white pixel sensor 1108 ) adjacent to the set of contiguous red pixel sensors, a set of contiguous blue pixel sensors (e.g., blue pixel sensors 1104 ), a second white pixel sensor (e.g., a white pixel sensor 1108 ) adjacent to the set of contiguous blue pixel sensors, a set of contiguous green pixel sensors (e.g., green pixel sensors 1102 ), and a third white pixel sensor (e.g., a white pixel sensor 1108 ) adjacent to the set of contiguous green pixel sensors.
- a first white pixel sensor e.g., a white pixel sensor 1108
- a set of contiguous blue pixel sensors e.g., blue pixel sensors 1104
- a second white pixel sensor e.g.
- process 1400 may include additional blocks, fewer blocks, different blocks, or differently arranged blocks than those depicted in FIG. 14 . Additionally, or alternatively, two or more of the blocks of process 1400 may be performed in parallel.
- a pixel sensor may include a DTI structure that extends the full height of a substrate in which a photodiode of the pixel sensor is included. Incident light entering the pixel sensor at a non-orthogonal angle is absorbed or reflected by the DTI structure along the full height of the substrate.
- the DTI structure may reduce, minimize, and/or prevent the incident light from traveling through the pixel sensor and into an adjacent pixel sensor along the full height of the substrate. This may increase the spatial resolution of an image sensor in which the DTI structure is included, may increase the overall sensitivity of the image sensor, may reduce and/or prevent color mixing between pixel sensors of the image sensor, and/or may decrease image noise after color correction.
- the pixel sensor may include extended conductive structures to reflect visible light toward the photodiode of the pixel sensor and an absorption layer on the extended conductive structures to absorb infrared light.
- the extended conductive structures may be extended to increase the amount of reflected visible light, which may increase the quantum efficiency of the pixel sensor, may increase the low-light color performance of the pixel sensor, and may enable full-color night vision image sensors.
- the pixel sensor includes a substrate.
- the pixel sensor includes a photodiode in the substrate.
- the pixel sensor includes a drain region in the substrate.
- the pixel sensor includes a DTI structure that extends through the substrate on a first side of the substrate and on a second side of the substrate, where the DTI structure surrounds the photodiode and the drain region.
- the method includes forming a plurality of openings in a substrate of a pixel array.
- the method includes filling the plurality of openings with an oxide material to form a DTI structure that extends from a top surface of the substrate to a bottom surface of the substrate.
- the method includes forming, in between the DTI structure, a plurality of pixel sensors included in the pixel array.
- the method includes connecting the plurality of pixel sensors to a plurality of conductive structures.
- the pixel array includes a substrate.
- the pixel array includes a plurality of pixel sensors in the substrate.
- the pixel array includes a DTI structure in the substrate between the plurality of pixel sensors.
- the pixel array includes a plurality of conductive structures in a dielectric layer above the substrate, where the plurality of conductive structures are configured to reflect a visible light component of incident light toward photodiodes of the plurality of pixel sensors in the substrate.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Electromagnetism (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Solid State Image Pick-Up Elements (AREA)
Abstract
Description
- Complementary metal oxide semiconductor (CMOS) image sensors utilize light-sensitive CMOS circuitry to convert light energy into electrical energy. The light-sensitive CMOS circuitry may include a photodiode formed in a silicon substrate. As the photodiode is exposed to light, an electrical charge is induced in the photodiode (referred to as a photocurrent). The photodiode may be coupled to a switching transistor, which is used to sample the charge of the photodiode. Colors may be determined by placing filters over the light-sensitive CMOS circuitry.
- Light received by pixel sensors of a CMOS image sensor is often based on the three primary colors: red, green, and blue (R, G, B). Pixel sensors that sense light for each color can be defined through the use of a color filter that allows the light wavelength for a particular color to pass into a photodiode. Some pixel sensors may be configured as white pixel sensors such that multiple colors of incident light are permitted through to the photodiode.
- Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
-
FIG. 1 is a diagram of an example environment in which systems and/or methods described herein may be implemented. -
FIGS. 2 and 3 are diagrams of example pixel arrays described herein. -
FIGS. 4A-4E are diagrams of an example pixel sensor described herein. -
FIGS. 5A-5W are diagrams of an example implementation described herein. -
FIGS. 6 and 7 are diagrams of example pixel sensors described herein. -
FIGS. 8A-8D are diagrams of an example implementation described herein. -
FIG. 9 is a diagram of an example pixel sensor described herein. -
FIGS. 10A-10H are diagrams of an example implementation described herein. -
FIGS. 11A-11H are diagrams of example pixel arrays described herein. -
FIG. 12 is a diagram of example light absorption data described herein. -
FIG. 13 is a diagram of example components of one or more devices ofFIG. 1 . -
FIG. 14 is a flowchart of an example process relating to forming a pixel array. - The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- Optical crosstalk can occur between adjacent pixel regions in a pixel array. Optical crosstalk is a pixel array performance issue, whereby incident light passes through a pixel sensor at a non-orthogonal angle and is at least partially absorbed by a photodiode of an adjacent pixel sensor. Optical crosstalk in a pixel array of an image sensor can degrade the spatial resolution of the image sensor, can reduce overall sensitivity of the image sensor, can cause color mixing between pixel sensors of the image sensor, and/or can lead to image noise after color correction.
- Some implementations described herein provide pixel sensors that include full deep trench isolation (DTI) structures to reduce, minimize, and/or prevent optical crosstalk in an image sensor. A full DTI structure may include a DTI structure that extends the full height of a substrate in which a pixel sensing region (e.g., a region that includes a photodiode) of a pixel sensor is included. Incident light entering the pixel sensor at a non-orthogonal angle is absorbed or reflected by the full DTI structure along the full height of the substrate. In this way, the full DTI structure may reduce, minimize, and/or prevent the incident light from traveling through the pixel sensor and into an adjacent pixel sensor along the full height of the substrate. This may increase the spatial resolution of an image sensor in which the full DTI structure is included, may increase the overall sensitivity of the image sensor, may reduce and/or prevent color mixing between pixel sensors of the image sensor, and/or may decrease image noise after color correction.
- Some implementations described herein provide various configurations of pixel arrays that include visible light pixel sensors to obtain color information and white pixel sensors (or clear pixel sensors) to improve low-light performance and/or night vision. One or more of the pixel sensors in the pixel arrays described herein may include extended conductive structures to reflect visible light toward the photodiodes of the pixel sensors and an absorption layer on the extended conductive structures to absorb infrared light. The extended conductive structures may be extended to increase the amount of reflected visible light, which may increase the quantum efficiency of the pixel sensors, may increase the low-light color performance of the pixel sensors, and may enable full-color night vision image sensors.
-
FIG. 1 is a diagram of anexample environment 100 in which systems and/or methods described herein may be implemented. As shown inFIG. 1 ,environment 100 may include a plurality of semiconductor processing tools 102-114 and a wafer/die transport tool 116. The plurality of semiconductor processing tools 102-114 may include adeposition tool 102, anexposure tool 104, adeveloper tool 106, anetch tool 108, aplanarization tool 110, aplating tool 112, anion implantation tool 114, and/or another type of semiconductor processing tool. The tools included inexample environment 100 may be included in a semiconductor clean room, a semiconductor foundry, a semiconductor processing facility, and/or manufacturing facility, among other examples. - The
deposition tool 102 is a semiconductor processing tool that includes a semiconductor processing chamber and one or more devices capable of depositing various types of materials onto a substrate. In some implementations, thedeposition tool 102 includes a spin coating tool that is capable of depositing a photoresist layer on a substrate such as a wafer. In some implementations, thedeposition tool 102 includes a chemical vapor deposition (CVD) tool such as a plasma-enhanced CVD (PECVD) tool, a high-density plasma CVD (HDP-CVD) tool, a sub-atmospheric CVD (SACVD) tool, an atomic layer deposition (ALD) tool, a plasma-enhanced atomic layer deposition (PEALD) tool, or another type of CVD tool. In some implementations, thedeposition tool 102 includes a physical vapor deposition (PVD) tool, such as a sputtering tool or another type of PVD tool. In some implementations, theexample environment 100 includes a plurality of types ofdeposition tools 102. - The
exposure tool 104 is a semiconductor processing tool that is capable of exposing a photoresist layer to a radiation source, such as an ultraviolet light (UV) source (e.g., a deep UV light source, an extreme UV light (EUV) source, and/or the like), an x-ray source, an electron beam (e-beam) source, and/or the like. Theexposure tool 104 may expose a photoresist layer to the radiation source to transfer a pattern from a photomask to the photoresist layer. The pattern may include one or more semiconductor device layer patterns for forming one or more semiconductor devices, may include a pattern for forming one or more structures of a semiconductor device, may include a pattern for etching various portions of a semiconductor device, and/or the like. In some implementations, theexposure tool 104 includes a scanner, a stepper, or a similar type of exposure tool. - The
developer tool 106 is a semiconductor processing tool that is capable of developing a photoresist layer that has been exposed to a radiation source to develop a pattern transferred to the photoresist layer from theexposure tool 104. In some implementations, thedeveloper tool 106 develops a pattern by removing unexposed portions of a photoresist layer. In some implementations, thedeveloper tool 106 develops a pattern by removing exposed portions of a photoresist layer. In some implementations, thedeveloper tool 106 develops a pattern by dissolving exposed or unexposed portions of a photoresist layer through the use of a chemical developer. - The
etch tool 108 is a semiconductor processing tool that is capable of etching various types of materials of a substrate, wafer, or semiconductor device. For example, theetch tool 108 may include a wet etch tool, a dry etch tool, and/or the like. In some implementations, theetch tool 108 includes a chamber that is filled with an etchant, and the substrate is placed in the chamber for a particular time period to remove particular amounts of one or more portions of the substrate. In some implementations, theetch tool 108 may etch one or more portions of the substrate using a plasma etch or a plasma-assisted etch, which may involve using an ionized gas to isotropically or directionally etch the one or more portions. - The
planarization tool 110 is a semiconductor processing tool that is capable of polishing or planarizing various layers of a wafer or semiconductor device. For example, aplanarization tool 110 may include a chemical mechanical planarization (CMP) tool and/or another type of planarization tool that polishes or planarizes a layer or surface of deposited or plated material. Theplanarization tool 110 may polish or planarize a surface of a semiconductor device with a combination of chemical and mechanical forces (e.g., chemical etching and free abrasive polishing). Theplanarization tool 110 may utilize an abrasive and corrosive chemical slurry in conjunction with a polishing pad and retaining ring (e.g., typically of a greater diameter than the semiconductor device). The polishing pad and the semiconductor device may be pressed together by a dynamic polishing head and held in place by the retaining ring. The dynamic polishing head may rotate with different axes of rotation to remove material and even out any irregular topography of the semiconductor device, making the semiconductor device flat or planar. - The
plating tool 112 is a semiconductor processing tool that is capable of plating a substrate (e.g., a wafer, a semiconductor device, and/or the like) or a portion thereof with one or more metals. For example, theplating tool 112 may include a copper electroplating device, an aluminum electroplating device, a nickel electroplating device, a tin electroplating device, a compound material or alloy (e.g., tin-silver, tin-lead, and/or the like) electroplating device, and/or an electroplating device for one or more other types of conductive materials, metals, and/or similar types of materials. - The
ion implantation tool 114 is a semiconductor processing tool that is capable of implanting ions into a substrate. Theion implantation tool 114 may generate ions in an arc chamber from a source material such as a gas or a solid. The source material may be provided into the arc chamber, and an arc voltage is discharged between a cathode and an electrode to produce a plasma containing ions of the source material. One or more extraction electrodes may be used to extract the ions from the plasma in the arc chamber and accelerate the ions to form an ion beam. The ion beam may be directed toward the substrate such that the ions are implanted below the surface of the substrate. - Wafer/die
transport tool 116 includes a mobile robot, a robot arm, a tram or rail car, an overhead hoist transport (OHT) system, an automated materially handling system (AMHS), and/or another type of device that is used to transport wafers and/or dies between semiconductor processing tools 102-114 and/or to and from other locations such as a wafer rack, a storage room, and/or the like. In some implementations, wafer/dietransport tool 116 may be a programmed device that is configured to travel a particular path and/or may operate semi-autonomously or autonomously. - The number and arrangement of devices shown in
FIG. 1 are provided as one or more examples. In practice, there may be additional devices, fewer devices, different devices, or differently arranged devices than those shown inFIG. 1 . Furthermore, two or more devices shown inFIG. 1 may be implemented within a single device, or a single device shown inFIG. 1 may be implemented as multiple, distributed devices. Additionally, or alternatively, a set of devices (e.g., one or more devices) ofenvironment 100 may perform one or more functions described as being performed by another set of devices ofenvironment 100. -
FIG. 2 shows a top-down view of thepixel array 200. In some implementations, thepixel array 200 may be included in an image sensor. The image sensor may include a complementary metal oxide semiconductor (CMOS) image sensor, a back side illuminated (BSI) CMOS image sensor, a front side illuminated (FSI) CMOS image sensor, or another type of image sensor. As shown inFIG. 2 , thepixel array 200 may include a plurality ofpixel sensors 202. As further shown inFIG. 2 , thepixel sensors 202 may be arranged in a grid. In some implementations, thepixel sensors 202 are square-shaped (as shown in the example inFIG. 2 ). In some implementations, thepixel sensors 202 include other shapes such as circle shapes, octagon shapes, diamond shapes, and/or other shapes. - The
pixel sensors 202 may be configured to sense and/or accumulate incident light (e.g., light directed toward the pixel array 200). For example, apixel sensor 202 may absorb and accumulate photons of the incident light in a photodiode. The accumulation of photons in the photodiode may generate a charge representing the intensity or brightness of the incident light (e.g., a greater amount of charge may correspond to a greater intensity or brightness, and a lower amount of charge may correspond to a lower intensity or brightness). - The
pixel sensors 202 may be electrically and optically isolated by aDTI structure 204 included in thepixel array 200. TheDTI structure 204 may include a plurality of interconnected trenches that are filled with a dielectric material such as an oxide. The trenches of theDTI structure 204 may be included around the perimeters of thepixel sensors 202 such that theDTI structure 204 surrounds thepixel sensors 202, as shown inFIG. 2 . Moreover, the trenches of theDTI structure 204 may extend into a substrate in which thepixel sensors 202 are formed to surround the photodiodes and other structures of thepixel sensors 202 in the substrate. - The
pixel array 200 may be electrically connected to a back-end-of-line (BEOL) metallization stack (not shown) of the image sensor. The BEOL metallization stack may electrically connect thepixel array 200 to control circuitry that may be used to measure the accumulation of incident light in thepixel sensors 202 and convert the measurements to an electrical signal. - As indicated above,
FIG. 2 is provided as an example. Other examples may differ from what is described with regard toFIG. 2 . -
FIG. 3 is a diagram of anexample pixel array 300 described herein. In some implementations, thepixel array 300 may be included in an image sensor. The image sensor may be a CMOS image sensor, a BSI CMOS image sensor, or another type of image sensor. As shown inFIG. 3 , thepixel array 300 may include a plurality of octagon-shapedpixel sensors 302 and a plurality of square-shapedpixel sensors 304. The octagon-shapedpixel sensors 302 and the square-shapedpixel sensors 304 may be interspersed, intermixed, and/or distributed throughout thepixel array 300. - As shown in
FIG. 3 , a square-shapedpixel sensor 304 may be disposed between and/or surrounded by a subset of octagon-shaped pixel sensors 302 (e.g., 4 octagon-shaped pixel sensors 302) such that the sides of the octagon-shapedpixel sensors 302 align with the sides of the square-shapedpixel sensors 304. This reduces and/or minimizes unused gaps or portions between the pixel sensors of thepixel array 300, which increases the pixel sensor density of thepixel array 300 and increases spatial utilization in thepixel array 300. - Moreover, this particular arrangement permits the length of the sides of the octagon-shaped
pixel sensors 302 to be adjusted to increase or decrease the size of the square-shapedpixel sensors 304 while maintaining the tight grouping of pixel sensors in thepixel array 300. For example, the length of the sides of octagon-shapedpixel sensors 302 facing a square-shapedpixel sensor 304 may be decreased to correspondingly decrease the size of the square-shapedpixel sensor 304. As another example, the length of the sides of octagon-shapedpixel sensors 302 facing a square-shapedpixel sensor 304 may be increased to correspondingly increase the size of the square-shapedpixel sensor 304. In addition, this particular arrangement permits the square-shapedpixel sensors 304 to be used with regular octagon-shaped pixel sensors (e.g., octagon-shaped pixel sensors having all sides the same length) and/or irregular octagon-shaped pixel sensors (e.g., octagon-shaped pixel sensors having two or more sides of different lengths). - The octagon-shaped
pixel sensors 302 and the sides of the square-shapedpixel sensors 304 may be electrically and optically isolated by aDTI structure 306 included in thepixel array 300. The trenches of theDTI structure 306 may be included around the perimeters of the octagon-shapedpixel sensors 302 and the sides of the square-shapedpixel sensors 304 such that theDTI structure 306 surrounds the octagon-shapedpixel sensors 302 and the sides of the square-shapedpixel sensors 304, as shown inFIG. 3 . Moreover, the trenches of theDTI structure 306 may extend into a substrate in which the octagon-shapedpixel sensors 302 and the sides of the square-shapedpixel sensors 304 are formed to surround the photodiodes and other structures of the octagon-shapedpixel sensors 302 and the sides of the square-shapedpixel sensors 304 in the substrate. - As indicated above,
FIG. 3 is provided as an example. Other examples may differ from what is described with regard toFIG. 3 . -
FIGS. 4A-4E are diagrams of anexample pixel sensor 400 described herein. Thepixel sensor 400 may include a full DTI structure that that extends through a substrate on a first side (e.g., a top surface) of the substrate and on a second side (e.g., a bottom surface) of the substrate to provide increased crosstalk performance for thepixel sensor 400. In some implementations, thepixel sensor 400 may be configured as and/or may implement apixel sensor 202 and be included in thepixel array 200. In some implementations, thepixel sensor 400 may be configured as an octagon-shapedpixel sensor 302 or a square-shapedpixel sensor 304, and may be included in thepixel array 300. In some implementations, thepixel sensor 400 may be included in an image sensor. The image sensor may be a CMOS image sensor, a BSI CMOS image sensor, or another type of image sensor. -
FIG. 4A illustrates a cross-section view of thepixel sensor 400. As shown inFIG. 4A , thepixel sensor 400 may include asubstrate 402. Thesubstrate 402 may include a semiconductor die substrate, a semiconductor wafer, or another type of substrate in which semiconductor pixels may be formed. In some implementations, thesubstrate 402 is formed of silicon (Si) (e.g., a silicon substrate), a material including silicon, a III-V compound semiconductor material such as gallium arsenide (GaAs), a silicon on insulator (SOI), or another type of semiconductor material that is capable of generating a charge from photons of incident light. In some implementations, thesubstrate 402 is formed of a doped material (e.g., a p-doped material or an n-doped material) such as a doped silicon. - The
pixel sensor 400 may include aphotodiode 404 included in thesubstrate 402. Thephotodiode 404 may include a plurality of regions that are doped with various types of ions to form a p-n junction or a PIN junction (e.g., a junction between a p-type portion, an intrinsic (or undoped) type portion, and an n-type portion). For example, thesubstrate 402 may be doped with an n-type dopant to form one or more n-type regions 406 of thephotodiode 404, and thesubstrate 402 may be doped with a p-type dopant to form a p-type region 408 of thephotodiode 404. Thephotodiode 404 may be configured to absorb photons of incident light. The absorption of photons causes thephotodiode 404 to accumulate a charge (referred to as a photocurrent) due to the photoelectric effect. Photons may bombard thephotodiode 404, which causes emission of electrons in thephotodiode 404. - The regions included in the
photodiode 404 may be stacked and/or vertically arranged. For example, the p-type region 408 may be included over the one or more n-type regions 406. The p-type region 408 may provide noise isolation for the one or more n-type regions 406 and may facilitate photocurrent generation in thephotodiode 404. The one or more n-type regions 406 may include an n-type region 406 a, an n-type region 406 b, and an n-type region 406 c. The n-type region 406 b may be located over and/or on the n-type region 406 c, and the n-type region 406 a may be located over and/or on the n-type region 406 b. The n-type region 406 b and the n-type region 406 c may be referred to as deep n-type regions or deep n-wells and may extend the n-type region 406 of thephotodiode 404. These deep n-type regions may provide an increased area for photon absorption in thephotodiode 404. Moreover, at least a subset of the one or more n-type regions 406 may have different doping concentrations. For example, the n-type region 406 a may include a greater n-type dopant concentration relative to the n-type region 406 b and the n-type region 406 c, and the n-type region 406 b may include a greater n-type dopant concentration relative to the n-type region 406 c. As a result, an n-type dopant gradient is formed, which may increase the migration of electrons upward in thephotodiode 404. - The
pixel sensor 400 may include adrain extension region 410 and adrain region 412 coupled and/or electrically connected to thedrain extension region 410. Thedrain extension region 410 may be adjacent to thedrain region 412. Thedrain region 412 may include a highly-doped n-type region (e.g., an n+ doped region). Thedrain extension region 410 may include lightly-doped n-type region(s) that facilitate the transfer of photocurrent from the n-type region 406 a to thedrain region 412. - The
pixel sensor 400 may include atransfer gate 414 to control the transfer of photocurrent between thephotodiode 404 and thedrain region 412. Thetransfer gate 414 may be energized (e.g., by applying a voltage or a current to the transfer gate 414) to cause a conductive channel to form in thesubstrate 402 between thephotodiode 404 and thedrain extension region 410. The conductive channel may be removed or closed by de-energizing thetransfer gate 414, which blocks and/or prevents the flow of photocurrent between thephotodiode 404 and thedrain region 412. In some implementations, thetransfer gate 414 includes a poly gate that includes polysilicon, a doped polysilicon (e.g., n+ doped polysilicon), or a combination thereof. In some implementations, thetransfer gate 414 includes a metal gate that includes one or more metals. - A
gate dielectric layer 416 may be included above and/or over the top surface of thesubstrate 402. Thegate dielectric layer 416 may include a dielectric material such as tetraethyl orthosilicate (TEOS) or another type of dielectric material. Anoxide layer 418 may be included over and/or on thegate dielectric layer 416. Theoxide layer 418 may also be included on sidewalls of thetransfer gate 414. Theoxide layer 418 may include an oxide such as silicon oxide (SiOx) or another type of oxide material. Theoxide layer 418 may be configured as a remote plasma oxide (RPO) layer, a gate oxide layer, and/or another type of oxide layer. A contact etch stop layer (CESL) 420 may be included over and/or on theoxide layer 418 over the top surface of thesubstrate 402. The contactetch stop layer 420 may include a silicon oxynitride (SiONx), a silicon carbon nitride (SiCNx), a silicon nitride (SiNx), a silicon carbide (SiCx), and/or another type of etch stop material. - As described above, the
pixel sensor 400 may be included in a BSI CMOS image sensor. Accordingly, thepixel sensor 400 may include one or more layers on a back side or a bottom side of thesubstrate 402. Anoxide layer 422 may be included over and/or on the bottom side of thesubstrate 402. Theoxide layer 422 may be configured as a passivation layer between thesubstrate 402 and other layers on the back side of thepixel sensor 400. In some implementations, theoxide layer 422 includes an oxide material such as a silicon oxide (SiOx). In some implementations, a silicon nitride (SiNx), a silicon carbide (SiCx), or a mixture thereof, such as a silicon carbon nitride (SiCN), a silicon oxynitride (SiON), or another type of dielectric material is used in place of theoxide layer 422 as a passivation layer. - A
dielectric layer 424 may be included over and/or on theoxide layer 422. Thedielectric layer 424 may include a dielectric material such as a silicon oxide (SiOx) (e.g., silicon dioxide (SiO2)). An antireflective coating (ARC) 426 may be included over and/or on thedielectric layer 424. TheARC 426 may include a suitable material for reducing a reflection of incident light projected toward thephotodiode 404. For example, theARC 426 may include a nitrogen-containing material. - A
color filter layer 428 may be included above and/or on theARC 426. In some implementations, thecolor filter layer 428 includes a visible light color filter configured to filter a particular wavelength or a particular wavelength range of visible light (e.g., red light, blue light, or green light). In some implementations, thecolor filter layer 428 includes a near infrared (NIR) filter (e.g., a NIR bandpass filter) configured to permit wavelengths associated with MR light to pass through thecolor filter layer 428 and to block other wavelengths of light. In some implementations, thecolor filter layer 428 includes a MR cut filter configured to block MR light from passing through thecolor filter layer 428. In some implementations, thecolor filter layer 428 includes a non-filtering material or is omitted from thepixel sensor 400 to permit all wavelengths of light to pass through to thephotodiode 404. In these examples, thepixel sensor 400 may be configured as a white pixel sensor. - A
micro-lens layer 430 may be included above and/or on thecolor filter layer 428. Themicro-lens layer 430 may include a micro-lens for thepixel sensor 400 configured to focus incident light toward thephotodiode 404 and/or to reduce optical crosstalk between thepixel sensor 400 and adjacent pixel sensors. - A
grid structure 432 may be included over the back side of thepixel sensor 400. Thegrid structure 432 may include a plurality of interconnected columns that surround the perimeter of thepixel sensor 400, and may be configured to provide crosstalk reduction and/or mitigation. Thegrid structure 432 may include portions of theoxide layer 422 and portions of ametal layer 434 on the portions of theoxide layer 422. Themetal layer 434 may include a metallic material such as tungsten (W), copper (Cu), aluminum (Al), cobalt (Co), nickel (Ni), titanium (Ti), tantalum (Ta), another type of conductive material, and/or an alloy including one or more of the foregoing. Themetal layer 434 may be configured to reflect a portion of incident light to reduce optical crosstalk. - The
photodiode 404 of thepixel sensor 400 may be electrically and optically isolated from adjacent pixel sensors by aDTI structure 436. TheDTI structure 436 may surround thephotodiode 404 and, thus, the n-type regions 406 and the p-type region 408 included therein. Moreover, theDTI structure 436 may surround thedrain extension region 410 and thedrain region 412. In some implementations, theDTI structure 436 may include theDTI structure 204 included in thepixel array 200 and/or theDTI structure 306 included in thepixel array 300. - The
DTI structure 436 may include a plurality of interconnecting trenches that extend into thesubstrate 402 around thephotodiode 404, thedrain extension region 410, and thedrain region 412. TheDTI structure 436 may provide optical isolation between adjacent pixel sensors in thepixel sensor 400 to reduce the amount of optical crosstalk between adjacent pixel sensors. In particular,DTI structure 436 may absorb, refract, and/or reflect incident light, which may reduce the amount of incident light that travels through apixel sensor 400 into an adjacent pixel sensor and is absorbed by the adjacent pixel sensor. Moreover, theDTI structure 436 may reflect incident light toward thephotodiode 404, thereby increasing the amount of incident light that is absorbed by the photodiode 404 (which increases the quantum efficiency of the pixel sensor 400). TheDTI structure 436 may be filled with an oxide material such as a silicon oxide (SiOx) (e.g., silicon dioxide (SiO2)) and/or another type of oxide material. - The
DTI structure 436 may be referred to as afull DTI structure 436 in that theDTI structure 436 extends through the full height of thesubstrate 402 from a first side (e.g., the top surface or front side) of thesubstrate 402 to a second side (e.g., the bottom surface or back side) of thesubstrate 402. In this way, theDTI structure 436 may absorb, refract, and/or reflect incident light along the full height or the full thickness of the substrate, which may further reduce optical crosstalk and may further increase the quantum efficiency of thepixel sensor 400. In some implementations, the height (or the depth) of theDTI structure 436 may be in a range of approximately 1 micron (e.g., to provide sufficient isolation performance) and approximately 9 microns (e.g., to provide sufficient leakage performance and to avoid excessive damage to the substrate 402). However, other values for the height (or the depth) of theDTI structure 436 are within the scope of the present disclosure. - As shown in
FIG. 4 , theDTI structure 436 may taper from the first side (e.g., the top surface or front side) of thesubstrate 402 to the second side (e.g., the bottom surface or back side) of thesubstrate 402 such that the width of theDTI structure 436 decreases from the first side (e.g., the top surface or front side) of thesubstrate 402 to the second side (e.g., the bottom surface or back side) of thesubstrate 402. This is due to theDTI structure 436 being etched into thesubstrate 402 from the first side (e.g., the top surface or front side) of thesubstrate 402. The etch rate, when forming theDTI structure 436, may be greater near the first side (e.g., the top surface or front side) of thesubstrate 402 relative to the second side (e.g., the bottom surface or back side) of thesubstrate 402 due to the etchant that is used to etch theDTI structure 436 being in contact for a greater duration near the first side (e.g., the top surface or front side) of thesubstrate 402 relative to the second side (e.g., the bottom surface or back side) of thesubstrate 402. - The
transfer gate 414, thedrain region 412, and/or other structures of thepixel sensor 400 may be electrically connected with a metallization layer, above thesubstrate 402, that includes a plurality ofconductive structures 438. Theconductive structures 438 may be included in a BEOL region and/or a middle end of line (MEOL) region of the image sensor in which thepixel sensor 400 is included, and may electrically connect thepixel sensor 400 to other devices and/or structures in the image sensor and/or to external packaging of the image sensor. Theconductive structures 438 may include trenches, vias, and/or other types of BEOL structures and/or MEOL structures, and may be formed of various types of materials including one or more types of metals, metal alloys, or a combination thereof. - The
conductive structures 438 may also be configured to reflect incident light that travels through thesubstrate 402 back toward thephotodiode 404. In this way, the reflected incident light may be absorbed by thephotodiode 404, which increases the quantum efficiency of thephotodiode 404. The size (or area) of the conductive structures may be configured to achieve and/or provide a particular light reflection performance. For example, a ratio between the area of theconductive structures 438, and an area of adielectric layer 444, may be in a range of approximately 0.3 to approximately 1.5 to provide sufficient light reflection performance. However, other values for the ratio are within the scope of the present disclosure. The ratio may be increased or decreased to respectively increase or decrease the light reflection performance of theconductive structures 438. - The
conductive structures 438 may be electrically connected to thetransfer gate 414, thedrain region 412, and/or other structures of thepixel sensor 400 byinterconnect structures 440. Theinterconnect structures 440 may include contact plugs, vias, and/or other types of structures. Theinterconnect structures 440 may each be filled with a conductive material, such as tungsten, cobalt, ruthenium, and/or another type of conductive material. - An
absorption layer 442 may be included on a surface of theconductive structures 438 that faces thesubstrate 402. Theabsorption layer 442 may be configured to absorb infrared light (e.g., an infrared component of incident light) that travels through thesubstrate 402. Theabsorption layer 442 may absorb infrared light, which reduces the amount of infrared light that is absorbed by thephotodiode 404. This may decrease noise that might otherwise be caused by the infrared light in images and/or video that is generated based on the photocurrent generated by thephotodiode 404, may increase color accuracy (e.g., as the infrared light might otherwise result in elevated and inaccurate photocurrents), and/or may increase photosensitivity (e.g., as the infrared light might otherwise reduce the sensitivity of the photodiode 404), among other examples. - In some implementations, the
absorption layer 442 is omitted from theconductive structures 438 such that infrared light is reflected toward thephotodiode 404 by theconductive structures 438. This configuration may be implemented, for example, in an MR pixel sensor in which thephotodiode 404 is configured to absorb and measure infrared light. - The
conductive structures 438, theinterconnect structures 440, and theabsorption layer 442 may be included in thedielectric layer 444 over thesubstrate 402. Thedielectric layer 444 may include an intermetal dielectric (IMD) formed of an oxide material such as a silicon oxide (SiOx) (e.g., silicon dioxide (SiO2)), a silicon nitride (SiNx), a silicon carbide (SiCx), a titanium nitride (TiNx), a tantalum nitride (TaNx), a hafnium oxide (HfOx), a tantalum oxide (TaOx), an aluminum oxide (AlOx), or another type of dielectric material. -
FIG. 4B illustrates an example configuration of theabsorption layer 442. As shown inFIG. 4B , theabsorption layer 442 may be formed to a thickness (T). The thickness (T′) of theabsorption layer 442 may be in a range of approximately 10 angstroms (e.g., to provide sufficient infrared light absorption performance) to approximately 500 angstroms (e.g., to maintain a sufficiently low contact resistance between theconductive structures 438 and the interconnect structures 440). However, other values for the thickness (T) of theabsorption layer 442 are within the scope of the present disclosure. Theabsorption layer 442 may include various types of dielectric materials and/or other types of materials that are capable of absorbing infrared light and/or light having a wavelength greater than approximately 750 nanometers. In some implementations, theabsorption layer 442 includes a silicon oxide (SixOy), tantalum (Ta), a tantalum nitride (TaxNy), or a combination thereof. In some implementations, theabsorption layer 442 includes a combination of tantalum and a tantalum nitride, where the ratio between the tantalum nitride and the tantalum is in a range of approximately 0.1 to approximately 2. However, other values for the ratio are within the scope of the present disclosure. -
FIGS. 4C-4E illustrate various example configurations ofconductive structures 438. As described above, theconductive structures 438 may be configured to reflect the visible light component of incident light, which may include incident light in wavelength range of approximately 350 nanometers to approximately 750 nanometers or greater. As shown inFIG. 4B , aconductive structure 438 may include alayer 446 of metal material, such as gold (Au), silver (Ag), copper (Cu), aluminum (Al), another type of highly reflective metal, an alloy thereof, or a combination thereof. The metal material may reflect incident light toward thephotodiode 404 of thepixel sensor 400, which may increase the quantum efficiency of thepixel sensor 400. In some implementations, gold may be used in implementations where the incident light into thepixel sensor 400 is estimated to include shorter wavelengths of light, such as in a range of approximately 200 nanometers to approximately 600 nanometers. In some implementations, aluminum may be used in implementations where the incident light into thepixel sensor 400 is estimated to include relatively longer wavelengths of light, such as in a range of approximately 650 nanometers to approximately 1250 nanometers. - As shown in
FIG. 4D , aconductive structure 438 may include two layers of metal material, such as thelayer 446 andlayer 448. Thelayer 448 may include tungsten or another metal that, in combination with the metal material of thelayer 446, further increases the light reflection performance of theconductive structure 438. In some implementations, thelayer 446 is included over and/or on thelayer 448. In some implementations, thelayer 448 is included over and/or on thelayer 446. - As shown in
FIG. 4E , aconductive structure 438 may include three layers of metal material, such as thelayer 446, thelayer 448, andlayer 450. Thelayer 450 may include a metal material such as gold (Au), silver (Ag), copper (Cu), aluminum (Al), another type of highly reflective metal, an alloy thereof, or a combination thereof. In some implementations, thelayer 446 and thelayer 450 may include the same metal material. In some implementations, thelayer 446 and thelayer 450 may include different metal materials. Thelayer 446 and thelayer 450 may include different metal materials to increase the light reflection performance of theconductive structure 438 across a wider range of light wavelengths. As an example, thelayer 446 may include gold to reflect shorter wavelengths of light, and thelayer 450 may include aluminum to reflect longer wavelengths of light. In some implementations, thelayer 450 is included over and/or on thelayer 446, and thelayer 446 is included over and/or on thelayer 448. In some implementations, thelayer 448 is included in between thelayer 446 and thelayer 450. In some implementations, aconductive structure 438 may include four or more layers of metal material to further increase the light reflection performance of theconductive structure 438, which increases the height/thickness of theconductive structure 438. - As indicated above,
FIGS. 4A-4E are provided as one or more examples. Other examples may differ from what is described with regard toFIGS. 4A-4E . -
FIGS. 5A-5W are diagrams of anexample implementation 500 described herein.Example implementation 500 may be an example process for forming thepixel sensor 400. In some implementations, the example techniques and procedures described in connection withFIGS. 5A-5W may be used to form other pixel sensors described herein or portions thereof. As shown inFIG. 5A , the example process for forming thepixel sensor 400 may be performed in connection with thesubstrate 402. - As shown in
FIG. 5B , a plurality ofopenings 502 may be formed through thesubstrate 402 from afirst side 504 to asecond side 506. Thedeposition tool 102 may form a photoresist layer on thesubstrate 402, theexposure tool 104 may expose the photoresist layer to a radiation source to pattern the photoresist layer, thedeveloper tool 106 may develop and remove portions of the photoresist layer to expose the pattern, and theetch tool 108 may etch portions of thesubstrate 402 to form theopenings 502. Theetch tool 108 may etch thesubstrate 402 starting from the first side 504 (e.g., the top surface of the substrate 402), through thesubstrate 402, and through the second side 506 (e.g., the bottom surface of the substrate 402) such that theopenings 502 extend through thesubstrate 402 on thefirst side 504 and on thesecond side 506. Accordingly, theopenings 502 may be formed as part of front side processing of thepixel sensor 400, which may result in the width of theopenings 502 near thefirst side 504 being greater relative to the width of theopenings 502 near thesecond side 506. In some implementations, a photoresist removal tool removes the remaining portions of the photoresist layer (e.g., using a chemical stripper, a plasma asher, and/or another technique) after theetch tool 108 etches thesubstrate 402. - As shown in
FIG. 5C , the plurality ofopenings 502 may be filled with an oxide material to form theDTI structure 436. Thedeposition tool 102 may deposit the oxide material to form theDTI structure 436 by a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique described above in connection withFIG. 1 . Thedeposition tool 102 may deposit the oxide material from thefirst side 504 into theopenings 502 such that theDTI structure 436 extends through thesubstrate 402 on thefirst side 504 and on thesecond side 506. - As shown in
FIG. 5D , a plurality of regions of thesubstrate 402 may be doped to form the n-type regions 406 a-406 c, the p-type region 408, thedrain extension region 410, and thedrain region 412. In some implementations, theion implantation tool 114 dopes the plurality of regions of thesubstrate 402 by one or more ion implantation operations. For example, theion implantation tool 114 may implant n+ ions in thesubstrate 402 to form the n-type regions 406 a-406 c, may implant p+ ions in thesubstrate 402 to form the p-type region 408, may implant n+ ions in thesubstrate 402 to form thedrain extension region 410, and may implant n+ ions in thesubstrate 402 to form thedrain region 412. In some implementations, the plurality of regions of thesubstrate 402 may be doped using another doping technique such as diffusion. In some implementations, thedrain region 412 is formed by epitaxial growth. - The
ion implantation tool 114 may form the n-type region 406 c within the perimeter of theDTI structure 436. Theion implantation tool 114 may form the n-type region 406 b above and/or over the n-type region 406 c and within the perimeter of theDTI structure 436. Theion implantation tool 114 may form the n-type region 406 a above and/or over the n-type region 406 b and within the perimeter of theDTI structure 436. Theion implantation tool 114 may form the p-type region 408 above and/or over the n-type region 406 a and within the perimeter of theDTI structure 436. Theion implantation tool 114 may form thedrain extension region 410 and thedrain region 412 within the perimeter of theDTI structure 436. In some implementations, the n-type region 406 a, the n-type region 406 b, and/or the n-type region 406 c may be doped with different n-type dopant concentrations. In some implementations, thedrain extension region 410 and thedrain region 412 may be doped with different n-type dopant concentrations. - As shown in
FIG. 5E , thegate dielectric layer 416 may be formed over and/or on the top surface of thesubstrate 402. Thedeposition tool 102 may deposit thegate dielectric layer 416 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique described above in connection withFIG. 1 . Theplanarization tool 110 may planarize thegate dielectric layer 416 after thegate dielectric layer 416 is deposited. - As shown in
FIG. 5F , thetransfer gate 414 may be formed over and/or on thegate dielectric layer 416, and between theregions 406, 408 and theregions deposition tool 102 deposits thetransfer gate 414 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique, theplating tool 112 deposits thetransfer gate 414 using an electroplating operation, or a combination thereof. In some implementations, theion implantation tool 114 forms thetransfer gate 414 using one or more ion implantation operations. - As shown in
FIG. 5G , theoxide layer 418 may be formed over and/or on thegate dielectric layer 416, on the sidewalls of thetransfer gate 414, and over and/or on thetransfer gate 414. Thedeposition tool 102 may deposit theoxide layer 418 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique described above in connection withFIG. 1 . - As shown in
FIG. 5H , the contact etch stop layer (CESL) 420 may be formed over and/or on theoxide layer 418 and over thetransfer gate 414. Thedeposition tool 102 may deposit the contactetch stop layer 420 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique. - As shown in
FIG. 5I , afirst layer 508 of thedielectric layer 444 may be formed over and/or on the contactetch stop layer 420. Thedeposition tool 102 may deposit thefirst layer 508 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique. Theplanarization tool 110 may planarize thefirst layer 508 after thefirst layer 508 is deposited. - As shown in
FIG. 5J , a plurality ofopenings 510 may be formed through thefirst layer 508. Moreover, one or more of theopenings 510 may be formed through the contactetch stop layer 420, through theoxide layer 418, and/or through thegate dielectric layer 416. In some implementations, a first one of theopenings 510 may be formed over the p-type region 408; a second one of theopenings 510 may be formed over thetransfer gate 414; and a third one of theopenings 510 may be formed over thedrain region 412. Thedeposition tool 102 may form a photoresist layer on thefirst layer 508, theexposure tool 104 may expose the photoresist layer to a radiation source to pattern the photoresist layer, thedeveloper tool 106 may develop and remove portions of the photoresist layer to expose the pattern, and theetch tool 108 may etch portions of thefirst layer 508, the contactetch stop layer 420, theoxide layer 418, and/or thegate dielectric layer 416 to form theopenings 510. In some implementations, a photoresist removal tool removes the remaining portions of the photoresist layer (e.g., using a chemical stripper, a plasma asher, and/or another technique). - As shown in
FIG. 5K , theopenings 510 may be filled to form theinterconnect structures 440. Thedeposition tool 102 may deposit the material of theinterconnect structures 440 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique, theplating tool 112 may deposit the material of theinterconnect structures 440 using an electroplating operation, or a combination thereof. Theplanarization tool 110 may planarize theinterconnect structures 440 after theinterconnect structures 440 are deposited. - As shown in
FIG. 5L , asecond layer 512 of thedielectric layer 444 may be formed over and/or on thefirst layer 508. Thedeposition tool 102 may deposit thesecond layer 512 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique. Theplanarization tool 110 may planarize thesecond layer 512 after thesecond layer 512 is deposited. - As shown in
FIG. 5M , a plurality ofopenings 514 may be formed in and/or through thesecond layer 512 to expose the top surfaces of theinterconnect structures 440. In this way, theabsorption layer 442 and theconductive structures 438 may be connected to theinterconnect structures 440. Thedeposition tool 102 may form a photoresist layer on thesecond layer 512, theexposure tool 104 may expose the photoresist layer to a radiation source to pattern the photoresist layer, thedeveloper tool 106 may develop and remove portions of the photoresist layer to expose the pattern, and theetch tool 108 may etch portions of thesecond layer 512 to form theopenings 514. In some implementations, a photoresist removal tool removes the remaining portions of the photoresist layer (e.g., using a chemical stripper, a plasma asher, and/or another technique). - As shown in
FIG. 5N , theabsorption layer 442 may be formed in theopenings 514 and electrically connected to theinterconnect structures 440. Thedeposition tool 102 may deposit the material of theabsorption layer 442 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique, theplating tool 112 may deposit the material of theabsorption layer 442 using an electroplating operation, or a combination thereof. - As shown in
FIG. 5O , theconductive structures 438 may be formed in theopenings 514 over and/or on theabsorption layer 442. Thedeposition tool 102 may deposit the material of theconductive structures 438 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique, theplating tool 112 may deposit the material of theconductive structures 438 using an electroplating operation, or a combination thereof. Theplanarization tool 110 may planarize theconductive structures 438 after theconductive structures 438 are deposited. - As shown in
FIG. 5P , the remaining portion of thedielectric layer 444 may be formed over and/or on thesecond layer 512. Thedeposition tool 102 may deposit the remaining portion of thedielectric layer 444 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique. Theplanarization tool 110 may planarize thedielectric layer 444 after the remaining portion of thedielectric layer 444 is deposited. - Back side processing may be performed on the
pixel sensor 400. In some implementations, thepixel sensor 400 may be mounted to a carrier substrate so that the back side processing may be performed. As shown inFIG. 5Q , the back side processing may include forming theoxide layer 422 over and/or on the bottom surface of thesubstrate 402. Thedeposition tool 102 may deposit theoxide layer 422 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique. Theplanarization tool 110 may planarize theoxide layer 422 after theoxide layer 422 is deposited. - As shown in
FIG. 5R , themetal layer 434 may be formed over and/or on theoxide layer 422. Thedeposition tool 102 may deposit the material of themetal layer 434 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique, theplating tool 112 may deposit the material of themetal layer 434 using an electroplating operation, or a combination thereof. Theplanarization tool 110 may planarize themetal layer 434 after themetal layer 434 is deposited. - As shown in
FIG. 5S , portions of themetal layer 434 and portions of theoxide layer 422 may be removed to form thegrid structure 432. Thegrid structure 432 may be formed by coating themetal layer 434 with a photoresist (e.g., using the deposition tool 102), forming a pattern in the photoresist by exposing the photoresist to a radiation source (e.g., using the exposure tool 104), removing either the exposed portions or the non-exposed portions of the photoresist (e.g., using developer tool 106), and etching through themetal layer 434 and into a portion of the oxide layer 422 (e.g., using the etch tool 108) based on the pattern in the photoresist. - As shown in
FIG. 5T , thedielectric layer 424 may be formed over the back side of thesubstrate 402 and may fill the spaces in between thegrid structure 432. Thedeposition tool 102 may deposit thedielectric layer 424 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique described above in connection withFIG. 1 . Thedielectric layer 424 may be formed over and/or on theoxide layer 422 and between the interconnected columns of thegrid structure 432. Theplanarization tool 110 may planarize thedielectric layer 424 after thedielectric layer 424 is deposited. - As shown in
FIG. 5U , theARC 426 may be formed over the back side of thesubstrate 402 and over and/or on thedielectric layer 424. Thedeposition tool 102 may deposit theARC 426 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique described above in connection withFIG. 1 . Theplanarization tool 110 may planarize theARC 426 after theARC 426 is deposited. - As shown in
FIG. 5V , thecolor filter layer 428 may be formed over the back side of thesubstrate 402 and over and/or on theARC 426. Thedeposition tool 102 may deposit thefilter layer 428 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique described above in connection withFIG. 1 . Theplanarization tool 110 may planarize thefilter layer 428 after thefilter layer 428 is deposited. - As shown in
FIG. 5W , themicro-lens layer 430 may be formed over the back side of thesubstrate 402 and over and/or on thecolor filter layer 428. Thedeposition tool 102 may deposit themicro-lens layer 430 using a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique described above in connection withFIG. 1 . - As indicated above,
FIGS. 5A-5W are provided as an example. Other examples may differ from what is described with regard toFIGS. 5A-5W . -
FIG. 6 is a diagram of anexample pixel sensor 600 described herein. Thepixel sensor 600 may include components 602-644 similar to the components 402-444 of thepixel sensor 400. Thepixel sensor 600 may be similar to thepixel sensor 400, except that thepixel sensor 600 includes largerconductive structures 638 that laterally extends further relative to theconductive structures 438. This permits thepixel sensor 600 to reflect a greater amount of thevisible light component 646 of incident light into thepixel sensor 600 relative to thepixel sensor 400. Moreover, thepixel sensor 600 includes anabsorption layer 642 that laterally extends further relative to theabsorption layer 442. This permits thepixel sensor 600 to absorb a greater amount of theinfrared light component 648 of incident light into thepixel sensor 600 relative to thepixel sensor 400. Thepixel sensor 600 may be formed by the techniques described above in connection withFIGS. 5A-5W . - As indicated above,
FIG. 6 is provided as an example. Other examples may differ from what is described with regard toFIG. 6 . -
FIG. 7 is a diagram of anexample pixel sensor 700 described herein. Thepixel sensor 700 may include components 702-744 similar to the components 602-644 of thepixel sensor 600. Thepixel sensor 700 may be similar to thepixel sensor 600, except that theDTI structure 736 of thepixel sensor 700 is tapered from the bottom surface of thesubstrate 702 to the top surface of thesubstrate 702 such that the width of theDTI structure 736 decreases from the bottom surface of thesubstrate 702 to the top surface of thesubstrate 702. This may result from theDTI structure 736 being etched into the back side of thepixel sensor 700 during back side processing of thepixel sensor 700. - As indicated above,
FIG. 7 is provided as an example. Other examples may differ from what is described with regard toFIG. 7 . -
FIGS. 8A-8D are diagrams of anexample implementation 800 described herein.Example implementation 800 may be an example process for forming thepixel sensor 700. In some implementations, the example techniques and procedures described in connection withFIGS. 8A-8D may be used in connection with other pixel sensors described herein. As shown inFIG. 8A , the example process for forming thepixel sensor 700 may include one or more of the front side processing operations and/or techniques described above in connection withFIGS. 5A-5P to form a subset of the components and/or structures included in thepixel sensor 700. - As shown in
FIG. 8B , a plurality ofopenings 802 may be formed through thesubstrate 702 from asecond side 806 to afirst side 804. Thedeposition tool 102 may form a photoresist layer on the bottom surface or back side of thesubstrate 702, theexposure tool 104 may expose the photoresist layer to a radiation source to pattern the photoresist layer, thedeveloper tool 106 may develop and remove portions of the photoresist layer to expose the pattern, and theetch tool 108 may etch portions of thesubstrate 702 to form theopenings 802. Theetch tool 108 may etch thesubstrate 702 starting from the second side 806 (e.g., the bottom surface of the substrate 702), through thesubstrate 702, and through the first side 804 (e.g., the top surface of the substrate 702) such that theopenings 802 extend through thesubstrate 702 on thefirst side 804 and on thesecond side 806. Accordingly, theopenings 802 may be formed as part of back side processing of thepixel sensor 700, which may result in the width of theopenings 802 near thesecond side 806 being greater relative to the width of theopenings 802 near thefirst side 804. In some implementations, a photoresist removal tool removes the remaining portions of the photoresist layer (e.g., using a chemical stripper, a plasma asher, and/or another technique) after theetch tool 108 etches thesubstrate 702. - As shown in
FIG. 8C , the plurality ofopenings 802 may be filled with an oxide material to form theDTI structure 736. Thedeposition tool 102 may deposit the oxide material to form theDTI structure 736 by a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique described above in connection withFIG. 1 . Thedeposition tool 102 may deposit the oxide material from thesecond side 806 into theopenings 802 such that theDTI structure 736 extends through thesubstrate 702 on thefirst side 804 and on thesecond side 806. Thedeposition tool 102 may also deposit the oxide material to form theoxide layer 722 over and/or on the back side of thesubstrate 702 by a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique described above in connection withFIG. 1 . Theoxide layer 722 may be formed as part of the same deposition operation as theDTI structure 736 or in a separate deposition operation. - As shown in
FIG. 8D , the remaining back side processing operations may be performed in a manner similar to the back side processing operations and/or techniques described above in connection withFIGS. 5R-5W to form a subset of the components and/or structures included in thepixel sensor 700. - As indicated above,
FIGS. 8A-8D are provided as an example. Other examples may differ from what is described with regard toFIGS. 8A-8D . -
FIG. 9 is a diagram of anexample pixel sensor 900 described herein. Thepixel sensor 900 may include components 902-944 similar to the components 602-644 of thepixel sensor 600. Thepixel sensor 900 may be similar to thepixel sensor 600, except that theDTI structure 936 of thepixel sensor 900 is tapered inward in thesubstrate 902 from both the bottom surface of thesubstrate 902 and from the top surface of thesubstrate 902 such that theDTI structure 936 includes a concave shape (or an hourglass shape). The width of theDTI structure 936 may decrease from the bottom surface of thesubstrate 902 and from the top surface of thesubstrate 902 toward an intermediate point 946 (e.g., a center point or another location) along the height of theDTI structure 936 in thesubstrate 902. This concave shape may result from theDTI structure 936 being formed by multiple operations as part of front side processing and back side processing of thepixel sensor 900. - As indicated above,
FIG. 9 is provided as an example. Other examples may differ from what is described with regard toFIG. 9 . -
FIGS. 10A-10H are diagrams of anexample implementation 1000 described herein.Example implementation 1000 may be an example process for forming thepixel sensor 900. In some implementations, the example techniques and procedures described in connection withFIGS. 10A-10H may be used to form other pixel sensors described herein or portions thereof. As shown inFIG. 10A , the example process for forming thepixel sensor 900 may be performed in connection with thesubstrate 902. - As shown in
FIG. 10B , afirst portion 1002 a of a plurality of openings 1002 may be formed into a portion of thesubstrate 902 from afirst side 1004 toward asecond side 1006. Thedeposition tool 102 may form a photoresist layer on thesubstrate 902, theexposure tool 104 may expose the photoresist layer to a radiation source to pattern the photoresist layer, thedeveloper tool 106 may develop and remove portions of the photoresist layer to expose the pattern, and theetch tool 108 may etch portions of thesubstrate 902 to form thefirst portion 1002 a of the openings 1002. Theetch tool 108 may etch thesubstrate 902 starting from the first side 1004 (e.g., the top surface of the substrate 902) and into thesubstrate 902 toward the second side 1006 (e.g., the bottom surface of the substrate 902) such that thefirst portion 1002 a of the openings 1002 extends into thesubstrate 902 from thefirst side 1004. Accordingly, thefirst portion 1002 a of the openings 1002 may be formed as part of front side processing of thepixel sensor 900, which may result in the width of thefirst portion 1002 a of the openings 1002 near thefirst side 1004 being greater relative to the width of thefirst portion 1002 a of the openings 1002 near the bottom of thefirst portion 1002 a of the openings 1002. In some implementations, a photoresist removal tool removes the remaining portions of the photoresist layer (e.g., using a chemical stripper, a plasma asher, and/or another technique) after theetch tool 108 etches thesubstrate 902. - As shown in
FIG. 10C , thefirst portion 1002 a of the openings 1002 may be filled with an oxide material to form afirst portion 1008 a of theDTI structure 936. Thedeposition tool 102 may deposit the oxide material to form thefirst portion 1008 a of theDTI structure 936 by a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique described above in connection withFIG. 1 . Thedeposition tool 102 may deposit the oxide material from thefirst side 1004 into thefirst portion 1002 a of the openings 1002 such that thefirst portion 1008 a of theDTI structure 936 extends into thesubstrate 902 from thefirst side 1004. - As shown in
FIG. 10D , a plurality of regions of thesubstrate 902 may be doped to form the n-type regions 906 a-906 c, the p-type region 908, thedrain extension region 910, and thedrain region 912 in a similar manner as described above in connection withFIG. 5D . As shown inFIG. 10E , additional front side processing techniques and/or operations may be performed to form a subset of the structures and/or components of thepixel sensor 900 in a similar manner as described above in connection withFIGS. 5E-5P . - As shown in
FIG. 10F , asecond portion 1002 b of a plurality of openings 1002 may be formed into another portion of thesubstrate 902 from thesecond side 1006 toward thefirst side 1004. Thedeposition tool 102 may form a photoresist layer on thesubstrate 902, theexposure tool 104 may expose the photoresist layer to a radiation source to pattern the photoresist layer, thedeveloper tool 106 may develop and remove portions of the photoresist layer to expose the pattern, and theetch tool 108 may etch portions of thesubstrate 902 to form thesecond portion 1002 b of the openings 1002. Theetch tool 108 may etch thesubstrate 902 starting from the second side 1006 (e.g., the bottom surface of the substrate 902) and into thesubstrate 902 toward the first side 1004 (e.g., the top surface of the substrate 902) such that thesecond portion 1002 b of the openings 1002 extends into thesubstrate 902 from thesecond side 1006. Accordingly, thesecond portion 1002 b of the openings 1002 may be formed as part of back side processing of thepixel sensor 900, which may result in the width of thesecond portion 1002 b of the openings 1002 near thesecond side 1006 being greater relative to the width of thesecond portion 1002 b of the openings 1002 near the bottom of thefirst portion 1002 b of the openings 1002 (e.g., near the intermediate point 946). Theetch tool 108 may etch thesecond portion 1002 b of the openings 1002 such that thesecond portion 1002 b connects with thefirst portion 1002 a at the intermediate point 946 (e.g., a center point or another location) along the height of theDTI structure 936 in thesubstrate 902. In some implementations, a photoresist removal tool removes the remaining portions of the photoresist layer (e.g., using a chemical stripper, a plasma asher, and/or another technique) after theetch tool 108 etches thesubstrate 902. - As shown in
FIG. 10G , thesecond portion 1002 b of the openings 1002 may be filled with an oxide material to form asecond portion 1008 b of theDTI structure 936 that connects with thefirst portion 1008 a of theDTI structure 936. This forms acontinuous DTI structure 936 in thesubstrate 902 extending between and to thefirst side 1004 and thesecond side 1006. Thedeposition tool 102 may deposit the oxide material to form thesecond portion 1008 b of theDTI structure 936 by a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique described above in connection withFIG. 1 . Thedeposition tool 102 may deposit the oxide material from thesecond side 1006 into thesecond portion 1002 b of the openings 1002 such that thesecond portion 1008 b of theDTI structure 936 extends into thesubstrate 902 from thesecond side 1006. The oxide material of thefirst portion 1008 a may be the same oxide material as thesecond portion 1008 b or a different oxide material. - As further shown in
FIG. 10G , thedeposition tool 102 may also deposit the oxide material to form theoxide layer 922 over and/or on the back side of thesubstrate 902 by a CVD technique, a PVD technique, an ALD technique, or another type of deposition technique described above in connection withFIG. 1 . Theoxide layer 922 may be formed as part of the same deposition operation as thesecond portion 1008 b of theDTI structure 936 or in a separate deposition operation. - As shown in
FIG. 10H , the remaining back side processing operations may be performed in a manner similar to the back side processing operations and/or techniques described above in connection withFIGS. 5R-5W to form a subset of the components and/or structures included in thepixel sensor 900. - As indicated above,
FIGS. 10A-10H are provided as an example. Other examples may differ from what is described with regard toFIGS. 10A-10H . -
FIGS. 11A-11H are diagrams of example pixel sensor configurations described herein. The example pixel sensor configurations may include example pixel sensor configurations of visible light pixel sensors and white sensors for thepixel array 200 and/or 300 described herein. The pixel sensors included in the example pixel sensor configurations described in connection withFIGS. 11A-11H may include apixel sensor 202, an octagon-shapedpixel sensor 302, a square-shapedpixel sensor 304, and/or one or more of thepixel sensors FIGS. 11A-11H may be electrically and optically isolated by a DTI structure such as theDTI structure - As shown in
FIG. 11A , an examplepixel sensor configuration 1100 may include a plurality of pixel sensors arranged in a grid. The pixel sensors may include a subset of green pixel sensors 1102 (e.g., pixel sensors configured to generate green light information), a subset of blue pixel sensors 1104 (e.g., pixel sensors configured to generate blue light information), a subset of red pixel sensors 1106 (e.g., pixel sensors configurated to generate red light information), and a subset of white pixel sensors 1108 (e.g., pixel sensors configured to generate luminance information). - The pixel sensors included in the
pixel sensor configuration 1100 may be arranged in groups of contiguous pixel sensors of the same color types along with awhite pixel sensor 1108. For example, thepixel sensor configuration 1100 may include one or more groups of a plurality of contiguousgreen pixel sensors 1102, each arranged with an associatedwhite pixel sensor 1108. Thepixel sensor configuration 1100 may include one or more groups of a plurality of contiguousblue pixel sensors 1104, each arranged with an associatedwhite pixel sensor 1108. Thepixel sensor configuration 1100 may include one or more groups of a plurality of contiguousred pixel sensors 1106, each arranged with an associatedwhite pixel sensor 1108. Arranging groups of contiguous pixel sensors of the same color types may provide increased optical crosstalk performance, as there is less opportunity for incident light that is filtered for a first color (e.g., green) to travel into a pixel sensor of another color type (e.g., red) because there are fewer adjacent pixel sensors of different color types. - As shown in
FIG. 11B , an examplepixel sensor configuration 1110 may includegreen pixel sensors 1112,blue pixel sensors 1114,red pixel sensors 1116, andwhite pixel sensors 1118. The examplepixel sensor configuration 1110 may be similar to the examplepixel sensor configuration 1100, except that the examplepixel sensor configuration 1110 includes a greater ratio ofwhite pixel sensors 1118 to visible light pixel sensors (e.g.,green pixel sensors 1112,blue pixel sensors 1114, and red pixel sensors 1116). In some implementations, the ratio betweenwhite pixel sensors 1118 and visible light pixel sensors is 1:1. This configuration may provide increased luminance sensitivity and low-light performance while still providing sufficient color sensitivity. - As shown in
FIG. 11C , an examplepixel sensor configuration 1120 may includegreen pixel sensors 1122,blue pixel sensors 1124,red pixel sensors 1126, andwhite pixel sensors 1128. The examplepixel sensor configuration 1120 may include physically larger green pixel sensors, blue pixel sensors, and red pixel sensors relative to the examplepixel sensor configuration 1100 and the examplepixel sensor configuration 1110. Moreover, thegreen pixel sensors 1122, theblue pixel sensors 1124, and thered pixel sensors 1126 may be physically larger relative to thewhite pixel sensors 1128. Thegreen pixel sensors 1122, theblue pixel sensors 1124, and thered pixel sensors 1126 may be configured as approximately square-shaped, except that thewhite pixel sensors 1128 are arranged near a corner of thegreen pixel sensors 1122, theblue pixel sensors 1124, and thered pixel sensors 1126. The larger pixel sensors of the examplepixel sensor configuration 1120 may provide a larger area over which the pixel sensors can absorb incident light. However, the larger pixel sensors include fewer pixel sensors relative to the examplepixel sensor configuration 1100 and the examplepixel sensor configuration 1110 and/or may result in thepixel sensor configuration 1120 being physically larger relative to the examplepixel sensor configuration 1100 and the examplepixel sensor configuration 1110. - As shown in
FIG. 11D , an examplepixel sensor configuration 1130 may includegreen pixel sensors 1132,blue pixel sensors 1134,red pixel sensors 1136, andwhite pixel sensors 1138. The examplepixel sensor configuration 1130 may be similar to the examplepixel sensor configuration 1120, except that the examplepixel sensor configuration 1130 includes physically smallerwhite pixel sensors 1138 relative to thewhite pixel sensors 1128. This configuration may provide increased color sensitivity while still providing sufficient luminance sensitivity and low-light performance. - As shown in
FIG. 11E , an examplepixel sensor configuration 1140 may includegreen pixel sensors 1142,blue pixel sensors 1144,red pixel sensors 1146, andwhite pixel sensors 1148. The examplepixel sensor configuration 1140 may be similar to the examplepixel sensor configuration 1130, except that the examplepixel sensor configuration 1140 includes physically largerwhite pixel sensors 1148 relative to thewhite pixel sensors 1138 and fewerwhite pixel sensors 1148 relative to thewhite pixel sensors 1138. Thewhite pixel sensors 1148 are shared among the visible light pixel sensors. The largerwhite pixel sensors 1148 may be less complex to manufacture relative to the greater quantity ofsmaller pixel sensors 1138 while still providing sufficient luminance sensitivity and low-light performance. - As shown in
FIG. 11F , an examplepixel sensor configuration 1150 may includegreen pixel sensors 1152,blue pixel sensors 1154,red pixel sensors 1156, andwhite pixel sensors 1158. The examplepixel sensor configuration 1150 may be similar to the examplepixel sensor configuration 1140, except that the examplepixel sensor configuration 1150 includes physically smallerwhite pixel sensors 1158 relative to thewhite pixel sensors 1148. This configuration may provide increased color sensitivity while still providing sufficient luminance sensitivity and low-light performance. - As shown in
FIG. 11G , an examplepixel sensor configuration 1160 may includegreen pixel sensors 1162,blue pixel sensors 1164,red pixel sensors 1166, andwhite pixel sensors 1168. The examplepixel sensor configuration 1160 includes octagon-shaped pixel sensors and square-shaped pixel sensors. The combination of octagon-shaped pixel sensors and square shaped-pixel sensors may permit the pixel sensors to be more densely arranged in the examplepixel sensor configuration 1160, for example, by including a square-shaped pixel sensor between a plurality of octagon-shaped pixel sensors. The visible light pixel sensors (e.g., thegreen pixel sensors 1162, theblue pixel sensors 1164, and the red pixel sensors 1166) may be configured as the physically larger octagon-shaped pixel sensors, and thewhite pixel sensors 1168 may be configured as the physically smaller square-shaped pixel sensors. This may provide increased color sensitivity while still providing sufficient luminance sensitivity and low-light performance. - As shown in
FIG. 11H , an examplepixel sensor configuration 1170 may includegreen pixel sensors 1172,blue pixel sensors 1174,red pixel sensors 1176, andwhite pixel sensors 1178. The examplepixel sensor configuration 1170 may be similar to the examplepixel sensor configuration 1160, except that the visible light pixel sensors (e.g., thegreen pixel sensors 1172, theblue pixel sensors 1174, and the red pixel sensors 1176) are configured as the physically smaller square-shaped pixel sensors, and thewhite pixel sensors 1178 may be configured as the physically larger octagon-shaped pixel sensors. This configuration may provide increased luminance sensitivity and low-light performance while still providing sufficient color sensitivity. - As indicated above,
FIGS. 11A-11H are provided as examples. Other examples may differ from what is described with regard toFIGS. 11A-11H . -
FIG. 12 is a diagram 1200 of example light absorption data described herein. The light absorption data is associated with various combinations of materials for an absorption layer described herein (e.g., theabsorption layer FIG. 12 , the diagram 1200 may indicate the absorbance of the various combinations of materials across a wavelength range. Theline 1302 may correspond to a combination of tantalum (Ta) and silicon dioxide (SiO2), in which the ratio between the tantalum and the silicon dioxide is approximately 0.05. Theline 1304 may correspond to a combination of tantalum (Ta) and silicon dioxide (SiO2), in which the ratio between the tantalum and the silicon dioxide is approximately 0.167. Theline 1306 may correspond to a combination of tantalum (Ta) and silicon dioxide (SiO2), in which the ratio between the tantalum and the silicon dioxide is approximately 0.125. - As indicated above,
FIG. 12 is provided as an example. Other examples may differ from what is described with regard toFIG. 12 . -
FIG. 13 is a diagram of example components of adevice 1300. In some implementations, one or more of the semiconductor processing tools 102-114 and/or the wafer/dietransport tool 116 may include one ormore devices 1300 and/or one or more components ofdevice 1300. As shown inFIG. 13 ,device 1300 may include abus 1310, aprocessor 1320, amemory 1330, astorage component 1340, aninput component 1350, anoutput component 1360, and acommunication component 1370. -
Bus 1310 includes a component that enables wired and/or wireless communication among the components ofdevice 1300.Processor 1320 includes a central processing unit, a graphics processing unit, a microprocessor, a controller, a microcontroller, a digital signal processor, a field-programmable gate array, an application-specific integrated circuit, and/or another type of processing component.Processor 1320 is implemented in hardware, firmware, or a combination of hardware and software. In some implementations,processor 1320 includes one or more processors capable of being programmed to perform a function.Memory 1330 includes a random access memory, a read only memory, and/or another type of memory (e.g., a flash memory, a magnetic memory, and/or an optical memory). -
Storage component 1340 stores information and/or software related to the operation ofdevice 1300. For example,storage component 1340 may include a hard disk drive, a magnetic disk drive, an optical disk drive, a solid state disk drive, a compact disc, a digital versatile disc, and/or another type of non-transitory computer-readable medium.Input component 1350 enablesdevice 1300 to receive input, such as user input and/or sensed inputs. For example,input component 1350 may include a touch screen, a keyboard, a keypad, a mouse, a button, a microphone, a switch, a sensor, a global positioning system component, an accelerometer, a gyroscope, and/or an actuator.Output component 1360 enablesdevice 1300 to provide output, such as via a display, a speaker, and/or one or more light-emitting diodes.Communication component 1370 enablesdevice 1300 to communicate with other devices, such as via a wired connection and/or a wireless connection. For example,communication component 1370 may include a receiver, a transmitter, a transceiver, a modem, a network interface card, and/or an antenna. -
Device 1300 may perform one or more processes described herein. For example, a non-transitory computer-readable medium (e.g.,memory 1330 and/or storage component 1340) may store a set of instructions (e.g., one or more instructions, code, software code, and/or program code) for execution byprocessor 1320.Processor 1320 may execute the set of instructions to perform one or more processes described herein. In some implementations, execution of the set of instructions, by one ormore processors 1320, causes the one ormore processors 1320 and/or thedevice 1300 to perform one or more processes described herein. In some implementations, hardwired circuitry may be used instead of or in combination with the instructions to perform one or more processes described herein. Thus, implementations described herein are not limited to any specific combination of hardware circuitry and software. - The number and arrangement of components shown in
FIG. 13 are provided as an example.Device 1300 may include additional components, fewer components, different components, or differently arranged components than those shown inFIG. 13 . Additionally, or alternatively, a set of components (e.g., one or more components) ofdevice 1300 may perform one or more functions described as being performed by another set of components ofdevice 1300. -
FIG. 14 is a flowchart of anexample process 1400 associated with forming a pixel array. In some implementations, one or more process blocks ofFIG. 14 may be performed by a one or more semiconductor processing tools (e.g., one or more of the semiconductor processing tools 102-114). Additionally, or alternatively, one or more process blocks ofFIG. 14 may be performed by one or more components ofdevice 1300, such asprocessor 1320,memory 1330,storage component 1340,input component 1350,output component 1360, and/orcommunication component 1370. - As shown in
FIG. 14 ,process 1400 may include forming a plurality of openings in a substrate of a pixel array (block 1410). For example, one or more of the semiconductor processing tools 102-114 may form a plurality of openings (e.g., the 502, 802, and/or 1002) in a substrate (e.g., thesubstrate pixel array 200 and/or 300), as described above. - As further shown in
FIG. 14 ,process 1400 may include filling the plurality of openings with an oxide material to form a DTI structure that extends from a top surface of the substrate to a bottom surface of the substrate (block 1420). For example, one or more of the semiconductor processing tools 102-114 may fill the plurality of openings with an oxide material to form a DTI structure (e.g., theDTI structure first side second side - As further shown in
FIG. 14 ,process 1400 may include forming, in between the DTI structure, a plurality of pixel sensors included in the pixel array (block 1430). For example, one or more of the semiconductor processing tools 102-114 may form, in between the DTI structure, a plurality of pixel sensors (e.g., thepixel sensors - As further shown in
FIG. 14 ,process 1400 may include connecting the plurality of pixel sensors to a plurality of conductive structures (block 1440). For example, one or more of the semiconductor processing tools 102-114 may connect the plurality of pixel sensors to a plurality of conductive structures (e.g., theconductive structures -
Process 1400 may include additional implementations, such as any single implementation or any combination of implementations described below and/or in connection with one or more other processes described elsewhere herein. - In a first implementation, forming the plurality of openings includes etching through the substrate from the top surface (e.g., the first side 504) of the substrate to the bottom surface (e.g., the second side 506) of the substrate to form the plurality of openings (e.g., the openings 502). In a second implementation, alone or in combination with the first implementation, forming the plurality of openings includes etching through the substrate from the bottom surface (e.g., the second side 806) of the substrate to the top surface (e.g., the first side 804) of the substrate to form the plurality of openings (e.g., the openings 802).
- In a third implementation, alone or in combination with one or more of the first and second implementations, forming the plurality of openings includes etching into a first portion of the substrate from the top surface (e.g., the first side 1004) of the substrate to form a first portion (e.g., the
first portion 1002 a) of the plurality of openings (e.g., the openings 1002), and etching into a second portion of the substrate from the bottom surface (e.g., the second side 1006) of the substrate to form a second portion (e.g., thesecond portion 1002 b) of the plurality of openings, where the second portion of the plurality of openings connects to the first portion of the plurality of openings, and filling the plurality of openings includes filling the first portion of the plurality of openings with the oxide material prior to etching into the second portion of the substrate to form the second portion of the plurality of openings, and filling the second portion of the plurality of openings with the oxide material after etching into the second portion of the substrate to form the second portion of the plurality of openings. - In a fourth implementation, alone or in combination with one or more of the first through third implementations, connecting the plurality of pixel sensors to the plurality of conductive structures includes forming a first portion (e.g., the first layer 508) of an IMD layer (e.g., the
dielectric layer interconnect structures absorption layer - In a fifth implementation, alone or in combination with one or more of the first through fourth implementations, the plurality of pixel sensors include a set of contiguous red pixel sensors (e.g., red pixel sensors 1106), a first white pixel sensor (e.g., a white pixel sensor 1108) adjacent to the set of contiguous red pixel sensors, a set of contiguous blue pixel sensors (e.g., blue pixel sensors 1104), a second white pixel sensor (e.g., a white pixel sensor 1108) adjacent to the set of contiguous blue pixel sensors, a set of contiguous green pixel sensors (e.g., green pixel sensors 1102), and a third white pixel sensor (e.g., a white pixel sensor 1108) adjacent to the set of contiguous green pixel sensors.
- Although
FIG. 14 shows example blocks ofprocess 1400, in some implementations,process 1400 may include additional blocks, fewer blocks, different blocks, or differently arranged blocks than those depicted inFIG. 14 . Additionally, or alternatively, two or more of the blocks ofprocess 1400 may be performed in parallel. - In this way, a pixel sensor may include a DTI structure that extends the full height of a substrate in which a photodiode of the pixel sensor is included. Incident light entering the pixel sensor at a non-orthogonal angle is absorbed or reflected by the DTI structure along the full height of the substrate. In this way, the DTI structure may reduce, minimize, and/or prevent the incident light from traveling through the pixel sensor and into an adjacent pixel sensor along the full height of the substrate. This may increase the spatial resolution of an image sensor in which the DTI structure is included, may increase the overall sensitivity of the image sensor, may reduce and/or prevent color mixing between pixel sensors of the image sensor, and/or may decrease image noise after color correction. Moreover, the pixel sensor may include extended conductive structures to reflect visible light toward the photodiode of the pixel sensor and an absorption layer on the extended conductive structures to absorb infrared light. The extended conductive structures may be extended to increase the amount of reflected visible light, which may increase the quantum efficiency of the pixel sensor, may increase the low-light color performance of the pixel sensor, and may enable full-color night vision image sensors.
- As described in greater detail above, some implementations described herein provide a pixel sensor. The pixel sensor includes a substrate. The pixel sensor includes a photodiode in the substrate. The pixel sensor includes a drain region in the substrate. The pixel sensor includes a DTI structure that extends through the substrate on a first side of the substrate and on a second side of the substrate, where the DTI structure surrounds the photodiode and the drain region.
- As described in greater detail above, some implementations described herein provide a method. The method includes forming a plurality of openings in a substrate of a pixel array. The method includes filling the plurality of openings with an oxide material to form a DTI structure that extends from a top surface of the substrate to a bottom surface of the substrate. The method includes forming, in between the DTI structure, a plurality of pixel sensors included in the pixel array. The method includes connecting the plurality of pixel sensors to a plurality of conductive structures.
- As described in greater detail above, some implementations described herein provide a pixel array. The pixel array includes a substrate. The pixel array includes a plurality of pixel sensors in the substrate. The pixel array includes a DTI structure in the substrate between the plurality of pixel sensors. The pixel array includes a plurality of conductive structures in a dielectric layer above the substrate, where the plurality of conductive structures are configured to reflect a visible light component of incident light toward photodiodes of the plurality of pixel sensors in the substrate.
- The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
Claims (20)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/302,054 US20220344382A1 (en) | 2021-04-22 | 2021-04-22 | Deep trench isolation structure in a pixel sensor |
CN202110854836.8A CN114975492A (en) | 2021-04-22 | 2021-07-28 | Pixel sensor, pixel array and method thereof |
TW110131959A TW202243116A (en) | 2021-04-22 | 2021-08-27 | Pixel sensor |
US18/364,734 US20230387171A1 (en) | 2021-04-22 | 2023-08-03 | Deep trench isolation structure in a pixel sensor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/302,054 US20220344382A1 (en) | 2021-04-22 | 2021-04-22 | Deep trench isolation structure in a pixel sensor |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US18/364,734 Division US20230387171A1 (en) | 2021-04-22 | 2023-08-03 | Deep trench isolation structure in a pixel sensor |
Publications (1)
Publication Number | Publication Date |
---|---|
US20220344382A1 true US20220344382A1 (en) | 2022-10-27 |
Family
ID=82973313
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/302,054 Pending US20220344382A1 (en) | 2021-04-22 | 2021-04-22 | Deep trench isolation structure in a pixel sensor |
US18/364,734 Pending US20230387171A1 (en) | 2021-04-22 | 2023-08-03 | Deep trench isolation structure in a pixel sensor |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US18/364,734 Pending US20230387171A1 (en) | 2021-04-22 | 2023-08-03 | Deep trench isolation structure in a pixel sensor |
Country Status (3)
Country | Link |
---|---|
US (2) | US20220344382A1 (en) |
CN (1) | CN114975492A (en) |
TW (1) | TW202243116A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI831452B (en) * | 2022-11-01 | 2024-02-01 | 大陸商北京集創北方科技股份有限公司 | Photosensitive elements, image acquisition devices and information processing devices with adjustable absorption wavelength |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090200625A1 (en) * | 2008-02-08 | 2009-08-13 | Omnivision Technologies, Inc. | Backside illuminated image sensor having deep light reflective trenches |
US20140145287A1 (en) * | 2011-09-01 | 2014-05-29 | Canon Kabushiki Kaisha | Solid-state image sensor |
US20200105812A1 (en) * | 2018-09-28 | 2020-04-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Image sensor including silicon over germanium layer |
US20210111202A1 (en) * | 2019-10-14 | 2021-04-15 | Samsung Electronics Co., Ltd. | Semiconductor device |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8274715B2 (en) * | 2005-07-28 | 2012-09-25 | Omnivision Technologies, Inc. | Processing color and panchromatic pixels |
JP7316764B2 (en) * | 2017-05-29 | 2023-07-28 | ソニーセミコンダクタソリューションズ株式会社 | Solid-state imaging device and electronic equipment |
KR20220075724A (en) * | 2020-11-30 | 2022-06-08 | 삼성전자주식회사 | Image sensor and method of fabricating the same |
-
2021
- 2021-04-22 US US17/302,054 patent/US20220344382A1/en active Pending
- 2021-07-28 CN CN202110854836.8A patent/CN114975492A/en active Pending
- 2021-08-27 TW TW110131959A patent/TW202243116A/en unknown
-
2023
- 2023-08-03 US US18/364,734 patent/US20230387171A1/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090200625A1 (en) * | 2008-02-08 | 2009-08-13 | Omnivision Technologies, Inc. | Backside illuminated image sensor having deep light reflective trenches |
US20140145287A1 (en) * | 2011-09-01 | 2014-05-29 | Canon Kabushiki Kaisha | Solid-state image sensor |
US20200105812A1 (en) * | 2018-09-28 | 2020-04-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Image sensor including silicon over germanium layer |
US20210111202A1 (en) * | 2019-10-14 | 2021-04-15 | Samsung Electronics Co., Ltd. | Semiconductor device |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI831452B (en) * | 2022-11-01 | 2024-02-01 | 大陸商北京集創北方科技股份有限公司 | Photosensitive elements, image acquisition devices and information processing devices with adjustable absorption wavelength |
Also Published As
Publication number | Publication date |
---|---|
US20230387171A1 (en) | 2023-11-30 |
CN114975492A (en) | 2022-08-30 |
TW202243116A (en) | 2022-11-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20220231065A1 (en) | Metal shielding structure to reduce crosstalk in a pixel array | |
US11810936B2 (en) | Pixel array including air gap reflection structures | |
US20230387153A1 (en) | Pixel sensor including a layer stack | |
US20230387171A1 (en) | Deep trench isolation structure in a pixel sensor | |
US20230387152A1 (en) | Pixel sensor including a transfer finfet | |
US20230375712A1 (en) | Pixel array including time-of-flight sensors | |
US20230290637A1 (en) | Implantation mask formation | |
US20230268367A1 (en) | Isolation structure having an air gap to reduce pixel crosstalk | |
US20230402488A1 (en) | Vertically arranged semiconductor pixel sensor | |
US20230402315A1 (en) | Double patterning techniques for forming a deep trench isolation structure | |
US11990488B2 (en) | Grid structure with at least partially angled sidewalls | |
US11985438B2 (en) | Pixel array including dark pixel sensors | |
US11978751B1 (en) | Pixel sensors and methods of forming the same | |
US20220310686A1 (en) | Fluorine passivation in a pixel sensor | |
US20220278143A1 (en) | Pixel sensor including refraction structures | |
US20240234460A1 (en) | Pixel sensors and methods of forming the same | |
US20230369369A1 (en) | Stacked image sensors and methods of formation | |
US20240120363A1 (en) | Pixel sensor isolation structures and methods of forming the same | |
US20230067395A1 (en) | Pixel array including octagon pixel sensors |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HSIEH, FENG-CHIEN;CHENG, YUN-WEI;LEE, KUO-CHENG;AND OTHERS;SIGNING DATES FROM 20210414 TO 20210421;REEL/FRAME:056020/0482 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION COUNTED, NOT YET MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |