US20220336228A1 - Metal etching with in situ plasma ashing - Google Patents
Metal etching with in situ plasma ashing Download PDFInfo
- Publication number
- US20220336228A1 US20220336228A1 US17/855,529 US202217855529A US2022336228A1 US 20220336228 A1 US20220336228 A1 US 20220336228A1 US 202217855529 A US202217855529 A US 202217855529A US 2022336228 A1 US2022336228 A1 US 2022336228A1
- Authority
- US
- United States
- Prior art keywords
- processing chamber
- wafer
- enclosed area
- ashing
- etching
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000004380 ashing Methods 0.000 title claims abstract description 110
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 79
- 239000002184 metal Substances 0.000 title claims abstract description 79
- 238000005530 etching Methods 0.000 title claims abstract description 69
- 238000011065 in-situ storage Methods 0.000 title claims description 21
- 229920002120 photoresistant polymer Polymers 0.000 claims abstract description 62
- 238000000034 method Methods 0.000 claims description 41
- 239000004065 semiconductor Substances 0.000 claims description 35
- 230000008569 process Effects 0.000 claims description 25
- 239000000463 material Substances 0.000 claims description 23
- 239000000203 mixture Substances 0.000 claims description 10
- 229910052782 aluminium Inorganic materials 0.000 claims description 9
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 9
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 2
- 235000012431 wafers Nutrition 0.000 description 54
- 239000007789 gas Substances 0.000 description 45
- VSCWAEJMTAWNJL-UHFFFAOYSA-K aluminium trichloride Chemical compound Cl[Al](Cl)Cl VSCWAEJMTAWNJL-UHFFFAOYSA-K 0.000 description 32
- QTBSBXVTEAMEQO-UHFFFAOYSA-N Acetic acid Chemical compound CC(O)=O QTBSBXVTEAMEQO-UHFFFAOYSA-N 0.000 description 15
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 15
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 10
- 229910017604 nitric acid Inorganic materials 0.000 description 10
- CURLTUGMZLYLDI-UHFFFAOYSA-N Carbon dioxide Chemical compound O=C=O CURLTUGMZLYLDI-UHFFFAOYSA-N 0.000 description 9
- 239000006227 byproduct Substances 0.000 description 8
- 238000004519 manufacturing process Methods 0.000 description 8
- KZBUYRJDOAKODT-UHFFFAOYSA-N Chlorine Chemical compound ClCl KZBUYRJDOAKODT-UHFFFAOYSA-N 0.000 description 7
- 230000004888 barrier function Effects 0.000 description 7
- 229910002092 carbon dioxide Inorganic materials 0.000 description 7
- 239000001569 carbon dioxide Substances 0.000 description 7
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 7
- 238000001039 wet etching Methods 0.000 description 7
- UGFAIRIUMAVXCW-UHFFFAOYSA-N Carbon monoxide Chemical compound [O+]#[C-] UGFAIRIUMAVXCW-UHFFFAOYSA-N 0.000 description 6
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 6
- XPDWGBQVDMORPB-UHFFFAOYSA-N Fluoroform Chemical compound FC(F)F XPDWGBQVDMORPB-UHFFFAOYSA-N 0.000 description 6
- 229910002091 carbon monoxide Inorganic materials 0.000 description 6
- RWRIWBAIICGTTQ-UHFFFAOYSA-N difluoromethane Chemical compound FCF RWRIWBAIICGTTQ-UHFFFAOYSA-N 0.000 description 6
- VZGDMQKNWNREIO-UHFFFAOYSA-N tetrachloromethane Chemical compound ClC(Cl)(Cl)Cl VZGDMQKNWNREIO-UHFFFAOYSA-N 0.000 description 6
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 5
- 239000004020 conductor Substances 0.000 description 5
- 238000001816 cooling Methods 0.000 description 5
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 4
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 4
- 230000007797 corrosion Effects 0.000 description 4
- 238000005260 corrosion Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 238000001312 dry etching Methods 0.000 description 4
- 238000002955 isolation Methods 0.000 description 4
- 229910052814 silicon oxide Inorganic materials 0.000 description 4
- 238000003860 storage Methods 0.000 description 4
- 239000000758 substrate Substances 0.000 description 4
- TXEYQDLBPFQVAA-UHFFFAOYSA-N tetrafluoromethane Chemical compound FC(F)(F)F TXEYQDLBPFQVAA-UHFFFAOYSA-N 0.000 description 4
- 229910015844 BCl3 Inorganic materials 0.000 description 3
- 229910003910 SiCl4 Inorganic materials 0.000 description 3
- 229910052786 argon Inorganic materials 0.000 description 3
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 3
- 239000003990 capacitor Substances 0.000 description 3
- 239000001301 oxygen Substances 0.000 description 3
- 229910052760 oxygen Inorganic materials 0.000 description 3
- FDNAPBUWERUEDA-UHFFFAOYSA-N silicon tetrachloride Chemical compound Cl[Si](Cl)(Cl)Cl FDNAPBUWERUEDA-UHFFFAOYSA-N 0.000 description 3
- 239000002904 solvent Substances 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- FAQYAMRNWDIXMY-UHFFFAOYSA-N trichloroborane Chemical compound ClB(Cl)Cl FAQYAMRNWDIXMY-UHFFFAOYSA-N 0.000 description 3
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 2
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 2
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 2
- 239000004341 Octafluorocyclobutane Substances 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- RAHZWNYVWXNFOC-UHFFFAOYSA-N Sulphur dioxide Chemical compound O=S=O RAHZWNYVWXNFOC-UHFFFAOYSA-N 0.000 description 2
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 2
- 229910021502 aluminium hydroxide Inorganic materials 0.000 description 2
- WNROFYMDJYEPJX-UHFFFAOYSA-K aluminium hydroxide Chemical compound [OH-].[OH-].[OH-].[Al+3] WNROFYMDJYEPJX-UHFFFAOYSA-K 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000005380 borophosphosilicate glass Substances 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 239000000460 chlorine Substances 0.000 description 2
- 229910052801 chlorine Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 229910001679 gibbsite Inorganic materials 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 239000002905 metal composite material Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- QPJSUIGXIBEQAC-UHFFFAOYSA-N n-(2,4-dichloro-5-propan-2-yloxyphenyl)acetamide Chemical compound CC(C)OC1=CC(NC(C)=O)=C(Cl)C=C1Cl QPJSUIGXIBEQAC-UHFFFAOYSA-N 0.000 description 2
- 239000012811 non-conductive material Substances 0.000 description 2
- BCCOBQSFUDVTJQ-UHFFFAOYSA-N octafluorocyclobutane Chemical compound FC1(F)C(F)(F)C(F)(F)C1(F)F BCCOBQSFUDVTJQ-UHFFFAOYSA-N 0.000 description 2
- 235000019407 octafluorocyclobutane Nutrition 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 239000005360 phosphosilicate glass Substances 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 229920000642 polymer Polymers 0.000 description 2
- 230000002829 reductive effect Effects 0.000 description 2
- 238000000926 separation method Methods 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 229910000673 Indium arsenide Inorganic materials 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 239000004964 aerogel Substances 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- IVHJCRXBQPGLOV-UHFFFAOYSA-N azanylidynetungsten Chemical compound [W]#N IVHJCRXBQPGLOV-UHFFFAOYSA-N 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- JPNWDVUTVSTKMV-UHFFFAOYSA-N cobalt tungsten Chemical compound [Co].[W] JPNWDVUTVSTKMV-UHFFFAOYSA-N 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000003628 erosive effect Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 229910052734 helium Inorganic materials 0.000 description 1
- 238000003384 imaging method Methods 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 230000000670 limiting effect Effects 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- QLOAVXSYZAJECW-UHFFFAOYSA-N methane;molecular fluorine Chemical compound C.FF QLOAVXSYZAJECW-UHFFFAOYSA-N 0.000 description 1
- -1 or for example Inorganic materials 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 229920000052 poly(p-xylylene) Polymers 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000000284 resting effect Effects 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
- 229910052727 yttrium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67155—Apparatus for manufacturing or treating in a plurality of work-stations
- H01L21/67207—Apparatus for manufacturing or treating in a plurality of work-stations comprising a chamber adapted to a particular process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/26—Processing photosensitive materials; Apparatus therefor
- G03F7/42—Stripping or agents therefor
- G03F7/427—Stripping or agents therefor using plasma means only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32009—Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
- H01J37/32082—Radio frequency generated discharge
- H01J37/321—Radio frequency generated discharge the radio frequency energy being inductively coupled to the plasma
- H01J37/3211—Antennas, e.g. particular shapes of coils
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32431—Constructional details of the reactor
- H01J37/32715—Workpiece holder
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02057—Cleaning during device manufacture
- H01L21/02068—Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers
- H01L21/02071—Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers the processing being a delineation, e.g. RIE, of conductive layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31058—After-treatment of organic layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31127—Etching organic layers
- H01L21/31133—Etching organic layers by chemical means
- H01L21/31138—Etching organic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32134—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by liquid etching only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
- H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
- H01L21/32138—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only pre- or post-treatments, e.g. anti-corrosion processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67017—Apparatus for fluid treatment
- H01L21/67063—Apparatus for fluid treatment for etching
- H01L21/67069—Apparatus for fluid treatment for etching for drying etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67155—Apparatus for manufacturing or treating in a plurality of work-stations
- H01L21/67161—Apparatus for manufacturing or treating in a plurality of work-stations characterized by the layout of the process chambers
- H01L21/67167—Apparatus for manufacturing or treating in a plurality of work-stations characterized by the layout of the process chambers surrounding a central transfer chamber
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67155—Apparatus for manufacturing or treating in a plurality of work-stations
- H01L21/67201—Apparatus for manufacturing or treating in a plurality of work-stations characterized by the construction of the load-lock chamber
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67739—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations into and out of processing chamber
- H01L21/67742—Mechanical parts of transfer devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67739—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations into and out of processing chamber
- H01L21/67745—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations into and out of processing chamber characterized by movements or sequence of movements of transfer devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6831—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using electrostatic chucks
- H01L21/6833—Details of electrostatic chucks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J2237/00—Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
- H01J2237/32—Processing objects by plasma generation
- H01J2237/33—Processing objects by plasma generation characterised by the type of processing
- H01J2237/334—Etching
- H01J2237/3342—Resist stripping
Definitions
- Typical processing of wafers may utilize separate chambers for etching and plasma ashing.
- Etching may be used to remove material from the surface of a wafer during manufacturing. For example, in etching, parts of the wafer may be protected from etching by a masking material which resists etching. Then, the wafer may be etched by application of an etchant to exposed portions of the wafer. Etching is typically performed in an etching chamber specific for etching.
- Plasma ashing may be the process of removing the photoresist from an etched wafer. Using a plasma source, a reactive species is generated. The reactive species combines with the photoresist to form ash which may be removed with a vacuum pump. Plasma ashing is typically performed in an ashing chamber (e.g., a photoresist stripping chamber and/or a cooling chamber) that is separate from the etching chamber. Such processing techniques require large amounts of overhead, but still fail to produce satisfactory results. Therefore, conventional processing techniques are not entirely satisfactory.
- FIG. 1 illustrates a flowchart of a method of metal etching with plasma ashing performed in situ within a semiconductor processing chamber according to one or more embodiments of the present disclosure.
- FIGS. 2A, 2B, and 2C illustrate cross-sectional views of an exemplary semiconductor device during various fabrication stages, made by the method of FIG. 1 , in accordance with some embodiments.
- FIG. 3 is a diagram of a processing chamber, in accordance with some embodiments.
- FIG. 4 is an illustration of a workstation, in accordance with some embodiments.
- FIG. 5 is a block diagram of various functional modules of the workstation, in accordance with some embodiments.
- spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
- the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
- the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- etching may be performed with a photoresist mask above a metal layer within the processing chamber (e.g., the semiconductor processing chamber).
- This processing chamber may be connected to a gas source.
- an exposure system e.g., a delivery system of an etchant
- an ashing gas may be applied from a gas source to perform plasma ashing within the processing chamber.
- this processing chamber may be the same for both etching and ashing and thus no separate etching chamber, photoresist stripping chamber and/or cooling chamber may be needed. Rather, the functions of each of these may be performed in a single chamber in a simplified process of etching and plasma ashing. Stated another way, there may be no de-chucking (e.g., removing an etched wafer from a chuck it is secured on) between etching and plasma ashing.
- de-chucking e.g., removing an etched wafer from a chuck it is secured on
- the ashing gas may be at least one of: pure oxygen (O 2 ), pure nitrogen (N 2 ), and a mixture of N 2 and O 2 .
- the mixture of N 2 and O 2 may include less than 10 percent of O 2 .
- the ashing gas may be transformed into plasma within the processing chamber (e.g., via a source power).
- the O 2 within the plasma may react (e.g., combine) with the photoresist to produce ash (e.g., removing the photoresist).
- the O 2 within the plasma may react (e.g., combine) with the photoresist to produce carbon dioxide (CO 2 ), carbon monoxide (CO), and water (H 2 O) that may be removed from the processing chamber by suction forces or a pump.
- the N 2 within the plasma may react with any residual aluminum chloride (AlCl 3 ) in the processing chamber. This AlCl 3 may be produced as a byproduct of etching.
- the N 2 within the plasma may react with the residual AlCl 3 to produce aluminum nitride (AIN) and chlorine (Cl 2 ) that may be removed from the processing chamber by suction forces or a pump. The removal of AlCl 3 within the processing chamber may decrease the chance of corrosion within the processing chamber.
- the plasma ashing may be performed by applying a source power of over 1600 watts. As will be illustrated below, this source power may be applied to at least one coil within a processing chamber. This processing chamber may have a wall (e.g., a ceiling or a dome) that separates the at least one coil from the metal layer. Also, the metal layer may be within a space formed or enclosed by the wall.
- the plasma ashing may be performed by applying a bias power of about 0 watts. This bias power may be applied at an electrostatic chuck that supports (e.g., sits on) the wafer that had previously been etched (e.g., previously before plasma ashing).
- a pressure of less than 100 millitorr may be applied at the processing chamber during the performance of plasma ashing.
- the processing chamber may be maintained at about 50 degrees centigrade, or at a same temperature at which etching was performed. In further embodiments, the processing chamber may be maintained at a temperature of less than 100 degrees centigrade across both etching and plasma ashing.
- the processing chamber may be part of a semiconductor processing workstation with at least one loadlock for ingress or egress of a wafer.
- this wafer may have a diameter of about 200 millimeters or a diameter of about 8 inches.
- This semiconductor processing workstation may be configured to move the wafer from a loadlock to an alignment chamber, from the alignment chamber to the processing chamber, and then from the processing chamber to the loadlock for egress of the wafer from the semiconductor processing workstation (e.g., without moving the wafer from the processing chamber to a photoresist stripping chamber and/or a cooling chamber).
- the processing chamber may include various conduits for ingress of an etchant and an ashing gas as well as for egress of ash produced during the plasma ashing from the processing chamber via suction forces.
- the processing chamber may be a modified decoupled plasma source (DPS) chamber.
- DPS decoupled plasma source
- performing in situ plasma ashing may simplify semiconductor workpiece processing (e.g., semiconductor wafer or device processing) by not requiring further processing in a photoresist stripping chamber and/or a cooling chamber. Rather, in a single workstation with multiple processing chambers, a semiconductor workpiece may be received in a loadlock, aligned, and then etched and photoresist stripped in a single processing chamber, and then removed from the workstation without processing at separate etching, photoresist stripping and/or cooling chambers.
- semiconductor workpiece processing e.g., semiconductor wafer or device processing
- this in situ plasma ashing may include processing under a high source power environment of over 1600 watts with 0 watts of bias power and in a gaseous environment with either a O 2 gas, a N 2 , or a gas mixture of N 2 and O 2 gases. Accordingly, etching and plasma ashing may be performed together in a single processing chamber that is configured with an exposure system (e.g., system for introduction of an etchant) for etching based on a photoresist mask and an ashing gas source.
- an exposure system e.g., system for introduction of an etchant
- in situ plasma ashing may be performed with the addition of, or alternative use of, other gases such as H 2 , H 2 O, H 2 O 2 , O 3 , CO, CO 2 , SO 2 , Ar, He, and the like.
- the total wafer temperature during and after in situ ashing may be less than 100 degrees Celsius, which may be relatively low in comparison to a possible 250 degrees Celsius or more in certain plasma ashing chambers separate from an etching chamber.
- FIG. 1 illustrates a flowchart of a method 100 of metal etching with plasma ashing performed in situ within a semiconductor processing chamber according to one or more embodiments of the present disclosure. It is noted that the method 100 is merely an example, and is not intended to limit the present disclosure. Accordingly, it is understood that additional operations may be provided before, during, and after the method 100 of FIG. 1 , certain operations may be omitted, and some other operations may only be briefly described herein.
- operations of the method 100 may be associated with the cross-sectional views of a semiconductor device at various fabrication stages as shown in FIG. 2A, 2B , and 2 C respectively, which will be discussed in further detail below.
- the method 100 starts with operation 102 in which a metal layer with a patterned photoresist is provided at a processing chamber.
- the method 100 continues to operation 104 where etching is performed within the processing chamber.
- the method 100 continues to operation 106 where plasma ashing is performed in-situ with the processing chamber that performed the etching.
- FIG. 2A through FIG. 2C illustrate, in a cross-sectional views, respective portions of a semiconductor device 200 at various fabrication stages of the method 100 of FIG. 1 .
- the semiconductor device 200 may include, be included in, or be a microprocessor, memory cell, wafer, and/or other integrated circuit (IC).
- FIGS. 2A through 2C are simplified for a better understanding of the concepts of the present disclosure.
- the semiconductor device 200 it is understood the IC may comprise a number of other devices such as resistors, capacitors, inductors, fuses, etc., which are not shown in FIGS. 2A-2C , for purposes of clarity of illustration.
- FIG. 2A is a cross-sectional view of a semiconductor device 200 including a photoresist 202 at one of the various stages of fabrication corresponding to operation 102 of FIG. 1 , in accordance with some embodiments.
- the photoresist 202 may overlay a metal layer 204 .
- the photoresist 202 may be patterned such that the photoresist 202 does not completely overlay the metal layer 204 but includes various openings 206 in which the metal layer 204 is exposed.
- the metal layer 204 may be a metal composite layer. This metal composite layer may include a top layer of, for example, a barrier material that will be discussed further below.
- the metal layer may overlay an under layer 208 (e.g., a substrate).
- the semiconductor device 200 may be part of a wafer resting on (e.g., secured on and/or contacting) an electrostatic chuck within a processing chamber 210 (illustrated with dotted lines).
- the processing chamber 210 may be a generally enclosed region where both etching and plasma ashing may take place in-situ.
- the photoresist may be applied to the metal layer 204 within the processing chamber 210 (e.g., the photoresist 202 may be put on the metal layer 204 within the processing chamber 210 ).
- the semiconductor device 200 with the photoresist on top of the metal layer 204 may be received at the processing chamber 210 .
- the under layer 208 includes a silicon substrate or a silicon oxide substrate.
- the under layer 208 may include other elementary semiconductor materials such as, for example, germanium.
- the under layer 208 may also include a compound semiconductor such as silicon carbide, gallium arsenic, indium arsenide, and indium phosphide.
- the under layer 208 may include an alloy semiconductor such as silicon germanium, silicon germanium carbide, gallium arsenic phosphide, and gallium indium phosphide.
- the under layer 208 includes an epitaxial layer.
- the under layer may have an epitaxial layer overlying a bulk semiconductor.
- the under layer 208 may include a semiconductor-on-insulator (SOI) structure.
- the under layer may include a buried oxide (BOX) layer formed by a process such as separation by implanted oxygen (SIMOX) or other suitable technique, such as wafer bonding and grinding.
- BOX buried oxide
- SIMOX separation by implanted oxygen
- the under layer 208 also includes various conductive features, such as p-type doped regions and/or n-type doped regions, implemented by a process such as ion implantation and/or diffusion. Those doped regions include n-well, p-well, light doped region (LDD), heavily doped source and drain (S/D), and various channel doping profiles configured to form various active devices (or integrated circuit (IC) devices), such as a complimentary metal-oxide-semiconductor field-effect transistor (CMOSFET), imaging sensor, and/or light emitting diode (LED).
- CMOSFET complimentary metal-oxide-semiconductor field-effect transistor
- the under layer 208 may further include other conductive features, or active devices (functional features) such as a resistor or a capacitor formed in and on the substrate.
- the under layer 208 may further includes lateral isolation features provided to separate various conductive features or devices formed in the under layer 208 .
- shallow trench isolation (STI) features are used for lateral isolation.
- the various devices further include silicide disposed on S/D, gate and other device features for reduced contact resistance when coupled to output and input signals.
- the under layer 208 may be a dielectric layer.
- the dielectric layer may form a non-conductive (e.g., dielectric) separation, or isolation, between conductive elements within the semiconductor device.
- the dielectric layer may include a non-conductive material that is at least one of: silicon oxide, a low dielectric constant (low-k) material, other suitable dielectric material, or a combination thereof.
- the low-k material may include fluorinated silica glass (FSG), phosphosilicate glass (PSG), borophosphosilicate glass (BPSG), carbon doped silicon oxide (SiO x C y ), Black Diamond® (Applied Materials of Santa Clara, Calif.), Xerogel, Aerogel, amorphous fluorinated carbon, Parylene, BCB (bis-benzocyclobutenes), SiLK (Dow Chemical, Midland, Mich.), polyimide, and/or other future developed low-k dielectric materials.
- FSG fluorinated silica glass
- PSG phosphosilicate glass
- BPSG borophosphosilicate glass
- carbon doped silicon oxide SiO x C y
- Black Diamond® Applied Materials of Santa Clara, Calif.
- Xerogel Aerogel
- amorphous fluorinated carbon Parylene
- BCB bis-benzocyclobutenes
- SiLK Low Chemical, Midland, Mich.
- polyimide and/
- the metal layer 204 may be part of a metal line.
- the metal layer may be a metal line connected to, or part of, a source, drain or gate electrode of a transistor device, an electrode of a capacitor, one end of a resistor or of any other active or passive device.
- the metal layer 204 may connect to other conductive lines and/or vias within the semiconductor device 200 .
- the metal layer 204 may include conductive materials, such as a metal, or for example, aluminum (Al), copper (Cu), tungsten (W), or a combination thereof.
- the metal layer 204 may include other suitable conductive materials (e.g., metal materials such as gold (Au), cobalt (Co), silver (Ag), Nickle (Ni), etc. and/or conductive materials (e.g., polysilicon)) while remaining within the scope of the present disclosure.
- the metal layer 204 may be formed by using chemical vapor deposition (CVD), physical vapor deposition (PVD), spin-on coating, and/or other suitable techniques to deposit the metal layer 204 over the under layer 208 .
- the metal layer 204 may include a barrier material on top that enhance (e.g., improves) conductivity of conductive materials and may effectively prevent (e.g., block) metal atoms from diffusing from conductive materials into non-conductive materials during a deposition process to form a conductive line.
- barrier materials include tantalum nitride (TaN), tantalum (Ta), titanium nitride (TiN), titanium (Ti), cobalt tungsten (CoW), tungsten nitride (WN), or the like.
- reference to the metal layer 204 may or may not include their corresponding barrier material deposited as a layer on top of the metal layer 204 .
- the barrier layer does not change the function of any adjoining conductive structure except to enhance the material properties of the adjoining conductive structures.
- the photoresist 202 may be a light-sensitive material used to etch the metal layer 204 .
- This photoresist 202 may be applied on top of the metal layer 204 .
- this photoresist 202 may be applied directly on top of the metal layer 204 (e.g., directly contacting the uniform material of the metal layer 204 ).
- the photoresist 202 may be applied on top of the metal layer 204 such that the photoresist 202 is on top of a barrier material of the metal layer 204 (e.g., a layer of barrier material that forms the upper surface of the metal layer 204 .)
- the photoresist 202 may be a light-sensitive organic material deposited on the metal layer 204 .
- the photoresist may be formed (e.g., patterned) by applying a patterned mask to block light incident upon the photoresist, so that only unmasked regions of the material will be exposed to light.
- a solvent may then applied to the photoresist.
- the photoresist material is degraded by light and the solvent will dissolve away the regions that were exposed to light, leaving behind the photoresist where the patterned mask was placed.
- the photosensitive material is strengthened (e.g., polymerized or cross-linked) by light, and the solvent will dissolve away only the regions that were not exposed to light, leaving behind the photoresist in areas where the patterned mask was not placed.
- the photoresist may then be used as a mask to perform one or more dry/wet etching processes to respectively or simultaneously etch the metal layer 204 .
- FIG. 2B is a cross-sectional view of the semiconductor device 200 after etching at one of the various stages of fabrication that corresponds to operation 106 of FIG. 1 , in accordance with some embodiments. More specifically, the semiconductor device 200 after etching may form an etched metal layer 222 .
- This etched metal layer 222 may be formed by using the photoresist 202 as a mask to perform one or more etching processes to respectively or simultaneously etch the metal layer to form the etched metal layer 222 .
- a wet etching process may reference use of a wet etchant for etching and a dry etching process may reference use of a dry etchant for etching.
- Examples of a wet etchant may include, for example, hydrofluoric acid (HF), phosphoric acid (H 3 PO 4 ), acetic acid, nitric acid (HNO 3 ), water (H 2 O), and the like.
- Examples of a dry etchant (also referred to as an etchant plasma or an etchant gas) may include, for example, tetrafluoromethane (CF 4 ), fluoroform (CHF 3 ), difluoromethane (CH 2 F 2 ), octafluorocyclobutane (C 4 F 8 ), argon (Ar), oxygen (O 2 ), and the like.
- an applied wet etchant for wet etching may be, for example, 80% phosphoric acid (H 3 PO 4 )+5% acetic acid+5% nitric acid (HNO 3 )+10% water (H 2 O) applied at about 50 degrees centigrade, or from about 30 degrees centigrade to about 60 degrees centigrade.
- an applied dry etchant may be, for example, Cl 2 , CCl 4 , SiCl 4 , and/or BCl 3 at about 50 degrees centigrade, or from about 30 degrees centigrade to about 60 degrees centigrade.
- etching may produce an etching byproduct, AlCl 3 .
- a polymer 224 may be present on the sidewalls of the etched metal layer 222 .
- This polymer may be a byproduct of etching the metal layer to form the etched metal layer 222 .
- etching of the semiconductor device 200 may also cause some etching (e.g., erosion) of the photoresist 202 and the under layer 208 as illustrated in FIG. 2B .
- etching may produce an etching byproduct, AlCl 3 .
- FIG. 2C is a cross-sectional view of the semiconductor device 200 after plasma ashing at one of the various stages of fabrication that corresponds to operation 106 of FIG. 1 , in accordance with some embodiments.
- Plasma ashing may refer to a process of removing the photoresist after etching.
- the etched metal layer 222 may not include an overlaying photoresist.
- a monatomic (single atom) substance also referred to as a reactive species or an ashing gas
- the ashing gas may combine with the photoresist to form ash which is removed from the processing chamber 210 with a vacuum pump.
- plasma is created by exposing the ashing gas (e.g., reactive species) at a low pressure to high power radio waves, which ionise the ashing gas. This process may be done under vacuum in order to better create the plasma.
- the plasma may be generated in situ in the process chamber.
- the plasma may be formed remotely from the process chamber where the desired particles for ashing are separated from the formed plasma and channeled to the wafer within the process chamber. By forming the plasma remotely, electrically charged particles may have time to recombine before they reach the photoresist surface to avoid damage to the wafer surface from plasma formation.
- the ashing gas may be at least one of: pure oxygen (O 2 ), pure nitrogen (N 2 ), and a mixture of N 2 and O 2 .
- the mixture of N 2 and O 2 may include less than 10 percent of O 2 .
- the ashing gas may be transformed into plasma within the processing chamber (e.g., via a source power for high power radio waves).
- O 2 may be used as a major plasma source to react with the photoresist in accordance with the below formula:
- the CxHyOz may represent the photoresist
- the O 2 may represent the plasma
- the CO 2 +CO +H 2 O may be removed by a pump (e.g., via suction forces from the processing chamber).
- the O 2 within the plasma may react (e.g., combine) with the photoresist to produce ash (e.g., removing the photoresist).
- the O 2 within the plasma may react (e.g., combine) with the photoresist to produce carbon dioxide (CO 2 ), carbon monoxide (CO), and water (H 2 O) that may be removed from the processing chamber by suction forces or a pump.
- N 2 may be used to react with an etch byproduct AlCl 3 (introduced above) to avoid corrosion in accordance with the below formula:
- the AlCl 3 may represent a byproduct
- the N 2 may represent the plasma
- the resultant AlN+Cl 2 may be removed by a pump (e.g., via suction forces from the processing chamber).
- the N 2 within the plasma may react with the residual AlCl 3 to produce aluminum nitride (AIN) and chlorine (Cl 2 ) that may be removed from the processing chamber by suction forces or a pump.
- the removal of AlCl 3 within the processing chamber may decrease the chance of corrosion within the processing chamber.
- the corrosion formula may be represented in a chain reaction as follows:
- the plasma ashing may be performed by applying a source power of over 1600 watts. As will be illustrated below, this source power may be applied to at least one coil within a processing chamber with a wall (e.g., a ceiling or a dome) that has multiple coils separated from an etched metal layer facing by the wall.
- the plasma ashing may be performed by applying a bias power of about 0 watts. This bias power may be applied at an electrostatic chuck that supports the wafer that had previously been etched (e.g., previously before plasma ashing). In certain embodiments, a pressure of less than 100 millitorr may be applied the processing chamber during the performance of plasma ashing.
- the processing chamber may be maintained at range of 40 to 60 degrees centigrade. In some embodiments, the processing chamber temperature is about 50 degrees centigrade. Although certain processing conditions may be utilized in certain embodiments, other processing conditions may be utilized in other embodiments as desired for different applications in various embodiments.
- FIG. 3 is a diagram of a processing chamber 300 , in accordance with some embodiments.
- the processing chamber 300 may include an enclosed area 302 in which both metal etching and plasma ashing are performed in situ.
- the processing chamber may include a wall 303 that defines the enclosed area 302 .
- the wall 303 may be formed substantially as a dome.
- a wafer 304 may be located within the enclosed area 302 for etching and plasma ashing. More specifically, this wafer 304 may include a metal layer for etching within the enclosed area 302 of the processing chamber 300 .
- An etchant may be provided into the processing chamber 300 via an etchant conduit 306 from an etchant source (not illustrated).
- This etchant conduit 306 may, for example, provide an etchant that is an wet etchant for wet etching and/or a dry etchant for dry etching.
- a wet etchant may include, for example, hydrofluoric acid (HF), phosphoric acid (H 3 PO 4 ), acetic acid, nitric acid (HNO 3 ), water (H 2 O), and the like.
- Examples of a dry etchant may include, for example, tetrafluoromethane (CF 4 ), fluoroform (CHF 3 ), difluoromethane (CH 2 F 2 ), octafluorocyclobutane (C 4 F 8 ), argon (Ar), oxygen (O 2 ), and the like.
- an applied wet etchant for wet etching may be, for example, 80% phosphoric acid (H 3 PO 4 )+5% acetic acid+5% nitric acid (HNO 3 )+10% water (H 2 O) applied at about 50 degrees centigrade, or from about 30 degrees centigrade to about 60 degrees centigrade.
- an applied dry etchant may be, for example, Cl 2 , CCl 4 , SiCl 4 , and/or BCl 3 at about 50 degrees centigrade, or from about 30 degrees centigrade to about 60 degrees centigrade.
- etching may produce an etching byproduct, AlCl 3 .
- plasma ashing may be performed in situ within the enclosed area 302 of the processing chamber 300 (e.g., in the same location in which etching was performed).
- Plasma ashing may refer to a process of removing the photoresist after etching.
- An ashing gas may be provided into the processing chamber 300 via an ashing conduit 310 from an ashing gas source (not illustrated) for plasma ashing.
- This ashing conduit 310 may, for example, provide an ashing gas for plasma ashing within the enclosed area 302 of the processing chamber 300 .
- This ashing gas may be, for example, a monatomic (single atom) substance (also referred to as a reactive species).
- the ashing gas may combine with the photoresist to form ash which is removed from the processing chamber 210 with a vacuum pump 312 (e.g., removed via suction forces).
- plasma 314 is created by exposing the ashing gas (e.g., reactive species) at a low pressure (e.g., less than 100 millitorr) to high power radio waves, which ionise the ashing gas. In certain embodiments, this process may be done under vacuum in order to better create the plasma 314 .
- the ashing gas may be at least one of: pure oxygen (O 2 ), pure nitrogen (N 2 ), and a mixture of N 2 and O 2 . In particular embodiments, the mixture of N 2 and O 2 may include 0 to 10 percent of O 2 .
- the plasma ashing may be performed by applying a source power 316 of over 1600 watts.
- This source power 316 may be applied each of a number of coils 318 within the processing chamber.
- the connection between the source power 316 and the coils 318 is only illustrated with a single connection with a single coil to represent the respective connections from each of the coils 318 to the source power 316 .
- the enclosed area 302 may include an electrostatic chuck 320 on which the wafer 304 is secured.
- the electrostatic chuck 320 may be supplied with a bias power 322 (e.g., a radio frequency bias power). This bias power may be applied to calibrate the amount of downward force the plasma 314 may experience to bombard the wafer 304 .
- the bias power may be about 0 watts during plasma ashing.
- a pressure of less than 100 millitorr may be applied the processing chamber during the performance of plasma ashing.
- the processing chamber may be maintained at about 50 degrees centigrade.
- the wafer 304 may be de-chucked (e.g., removed from the electrostatic chuck 320 and removed from the processing chamber 300 (e.g., via a robotic arm).
- FIG. 4 is an illustration of a workstation 400 , in accordance with some embodiments.
- the workstation 400 may include loadlocks 404 A, 404 B, a transfer chamber 406 , an alignment chamber 408 , and multiple processing chambers 410 A- 410 D for both etching and plasma ashing in situ within each of the multiple processing chambers 410 A- 410 D.
- the transfer chamber 406 may include a first robotic arm 412 A and a second robotic arm 412 B.
- the first robotic arm 412 A and the second robotic arm 412 B may be referred to as a robotic arm system.
- the robotic arm system of the first robotic arm 412 A and the second robotic arm 412 B may be configured to transfer wafers among the loadlocks 404 A, 404 B, the alignment chamber 408 , and the multiple processing chambers 410 A- 410 D.
- the first robotic arm 412 A may be opposite the second robotic arm 412 B and thus the robotic arm system may be configured to handle up to two wafers at a single time.
- the robotic arm system may be configured to swivel about to face each of the loadlocks 404 A, 404 B, the alignment chamber 408 , and the multiple processing chambers 410 A- 410 D as desired.
- each robotic arm 412 A and 412 B may be configured to extend and/or retract from the loadlocks 404 A, 404 B, the alignment chamber 408 , and/or the multiple processing chambers 410 A- 410 D as desired to place and/or remove a wafer from the loadlocks 404 A, 404 B, the alignment chamber 408 , and/or the multiple processing chambers 410 A- 410 D as desired.
- each of the loadlocks 404 A, 404 B, the alignment chamber 408 , and/or the multiple processing chambers 410 A- 410 D may include a portal into and from which each robotic arm 412 A and 412 B may extend. Accordingly, each respective portal may also close to seal each of the loadlocks 404 A, 404 B, the alignment chamber 408 , and/or the multiple processing chambers 410 A- 410 D when access via the robotic arm 412 A and 412 B is not desired.
- the loadlocks 404 A, 404 B may be configured to interface with a system external to the workstation 400 .
- the loadlocks 404 A, 404 B may be configured to interface with an automated material handling system that may place and/or remove wafers from the loadlocks 404 A, 404 B.
- the alignment chamber 408 may be configured to align a wafer on the robotic arm system.
- the alignment chamber 408 may include a sensor and/or an actuator to determine an orientation of the wafer on the robotic arm system (e.g., when on or interfaced with the robotic arm 412 A 412 B) and to move the wafer into a desired orientation (e.g., angular orientation) with the robotic arm system. Then, the robotic arm system may move and deposit the wafer with the desired orientation on the robotic arm system into one of the multiple processing chambers 410 A- 410 D.
- Each of the multiple processing chambers 410 A- 410 D may include an enclosed area in which both metal etching and plasma ashing are performed in situ. Accordingly, each processing chamber 410 A- 410 D may include a wall that defines the enclosed area. In certain embodiments, the wall may be formed substantially as a dome. A wafer may be located within the enclosed area for etching and plasma ashing. More specifically, this wafer may include a metal layer for etching within the enclosed area of each processing chamber 410 A- 410 D.
- An etchant may be provided into each processing chamber 410 A- 410 D via an etchant conduit from an etchant source (not illustrated). This etchant conduit may, for example, provide an etchant that is an wet etchant for wet etching and/or a dry etchant for dry etching.
- an applied wet etchant for wet etching may be, for example, 80% phosphoric acid (H 3 PO 4 )+5% acetic acid+5% nitric acid (HNO 3 )+10% water (H 2 O) applied at about 50 degrees centigrade, or from about 30 degrees centigrade to about 60 degrees centigrade.
- an applied dry etchant may be, for example, Cl 2 , CCl 4 , SiCl 4 , and/or BCl 3 at about 50 degrees centigrade, or from about 30 degrees centigrade to about 60 degrees centigrade.
- etching may produce an etching byproduct, AlCl 3 .
- plasma ashing may be performed in situ within the enclosed area of each processing chamber 410 A- 410 D (e.g., in the same location in which etching was performed).
- An ashing gas may be provided into each processing chamber 410 A- 410 D via an ashing conduit from an ashing gas source (not illustrated) for plasma ashing.
- This ashing conduit may, for example, provide an ashing gas for plasma ashing within the enclosed area of each processing chamber 410 A- 410 D.
- the ashing gas may combine with the photoresist to form ash which is removed from each processing chamber 410 A- 410 D with a respective vacuum pump.
- plasma 314 is created by exposing the ashing gas (e.g., reactive species) at a low pressure (e.g., less than 100 millitorr) to high power radio waves, which ionise the ashing gas. This process may be done under vacuum in order to better create the plasma 314 .
- the ashing gas may be at least one of: pure oxygen (O 2 ), pure nitrogen (N 2 ), and a mixture of N 2 and O 2 .
- the mixture of N 2 and O 2 may include less than 10 percent of O 2 .
- the plasma ashing may be performed by applying a source power of over 1600 watts. This source power may be applied at each of a number of coils within each processing chamber 410 A- 410 D.
- each processing chamber 410 A- 410 D may include an electrostatic chuck configured to secure a wafer during plasma ashing.
- the electrostatic chuck may be supplied with a bias power (e.g., a radio frequency bias power).
- the bias power may be about 0 watts during plasma ashing.
- a pressure of less than 100 millitorr may be applied in each processing chamber 410 A- 410 D during the performance of plasma ashing.
- each processing chamber 410 A- 410 D may be maintained at about 50 degrees centigrade.
- the wafer may be de-chucked (e.g., removed from the electrostatic chuck) and removed from a respective processing chamber 410 A- 410 D via the first robotic arm 412 A and/or the second robotic arm 412 B.
- the wafer may then be moved back to one of the loadlocks 404 A, 404 B for egress from the workstation 400 .
- a wafer may be received at one of the loadlocks 404 A, 404 B. Then, the wafer may be aligned at the alignment chamber 408 (e.g., aligned with reference to the robotic arm system of the first robotic arm 412 A and the second robotic arm 412 B). Then, the wafer may be processed at one of the processing chambers 410 A- 410 D in which both metal etching and plasma ashing are performed in situ (e.g., without de-chucking between the metal etching and plasma ashing). Then, finally, the wafer may be moved to one of the loadlocks 404 A, 404 B for egress from the workstation 400 .
- the alignment chamber 408 e.g., aligned with reference to the robotic arm system of the first robotic arm 412 A and the second robotic arm 412 B.
- the wafer may be processed at one of the processing chambers 410 A- 410 D in which both metal etching and plasma ashing are performed in situ (e.g.,
- Movement among the loadlocks 404 A, 404 B, the alignment chamber 408 , and/or the multiple processing chambers 410 A- 410 D may be made via the robotic arm system of the first robotic arm 412 A and the second robotic arm 412 B.
- Various arrows are illustrated over the workstation 400 to illustrate the path of a wafer for processing at the workstation 400 . Accordingly, the wafer may be processed at one of but not more than one of the processing chamber 410 A- 410 D.
- FIG. 5 is a block diagram of various functional modules of the workstation 400 , in accordance with some embodiments.
- the workstation 400 may include loadlocks, a transfer chamber, an alignment chamber, and multiple processing chambers for both etching and plasma ashing in situ within each of the multiple processing chambers.
- the workstation 400 may also include a processor 504 .
- the processor 504 may be implemented as one or more processors.
- the processor 504 may be operatively connected to a computer readable storage module 506 (e.g., a memory and/or data store), a network connection module 508 , a user interface module 510 , a controller module 512 , and a sensor module 514 .
- a computer readable storage module 506 e.g., a memory and/or data store
- the computer readable storage module 506 may include workstation logic that may configure the processor 504 to perform the various processes discussed herein.
- the computer readable storage 506 may also store data, such as sensor data characterizing wafer alignment with the robotic arm system, control instructions for a robotic arm to align a wafer, identifiers for a wafer, identifiers for a workstation, identifiers for a semiconductor workpiece fabrication process, and any other parameter or information that may be utilized to perform the various processes discussed herein.
- the network connection module 508 may facilitate a network connection of the workstation 400 with various devices and/or components of the workstation 400 that may communicate (e.g., send signals, messages, instructions, or data) within or external to the workstation 400 .
- the network connection module 508 may facilitate a physical connection, such as a line or a bus.
- the network connection module 508 may facilitate a wireless connection, such as over a wireless local area network (WLAN) by using a transmitter, receiver, and/or transceiver.
- WLAN wireless local area network
- the network connection module 508 may facilitate a wireless or wired connection with the processor 504 and the computer readable storage 506 .
- the workstation 400 may also include the user interface module 510 .
- the user interface may include any type of interface for input and/or output to an operator of the workstation 400 , including, but not limited to, a monitor, a laptop computer, a tablet, or a mobile device, etc.
- the workstation 400 may include a controller module 512 .
- the controller module 512 may be configured to control various physical apparatuses that control movement or functionality for a robotic arm, portal, processing chamber, valve, or any other controllable aspect of the workstation 400 .
- the controller module 512 may be configured to control movement or functionality for at least one of a portal of one of the loadlocks, the alignment chamber, and/or the processing chamber, a rotational motor that rotates the robotic arm system around an axis of rotation, and the like.
- the controller module 512 may control a motor or actuator.
- the controller may be controlled by the processor and may carry out the various aspects of the various processes discussed herein.
- the sensor module 514 may represent a sensor configured to collect sensor data. As discussed above, in certain embodiments this sensor may collect sensor data characterizing wafer alignment with the robotic arm system. In other embodiments, this sensor may be configured to collect sensor data that characterizes how metal etching and/or plasma ashing is being performed within a processing chamber for both etching and plasma ashing in situ.
- a method includes: receiving, within a processing chamber, a wafer with a photoresist mask above a metal layer, wherein the processing chamber is connected to a gas source; applying an etchant configured to etch the metal layer in accordance with the photoresist mask within the processing chamber; and applying gas from the gas source to perform plasma ashing in the processing chamber.
- a method in another embodiment, includes: receiving, within a processing chamber, a wafer with a photoresist mask above a metal layer, wherein the processing chamber is connected to a gas source; applying an etchant configured to etch the metal layer in accordance with the photoresist mask within the processing chamber; applying gas from the gas source to perform plasma ashing in the processing chamber; and removing ash produced during the plasma ashing from the processing chamber.
- a processing chamber includes: an electrostatic chuck configured to secure a wafer, the electrostatic chuck connected with a bias power; at least one coil connected with a source power; a system configured provide an etchant to a metal of the wafer within the processing chamber in accordance with a photoresist mask of the wafer; and a gas intake conduit connected with a gas source, wherein the gas intake conduit is configured to supply the processing chamber with a gas from the gas source during performance of plasma ashing within the processing chamber.
- Disjunctive language such as the phrase “at least one of X, Y, or Z,” unless specifically stated otherwise, is otherwise understood with the context as used in general to present that an item, term, etc., may be either X, Y, or Z, or any combination thereof (e.g., X, Y, and/or Z). Thus, such disjunctive language is not generally intended to, and should not, imply that certain embodiments require at least one of X, at least one of Y, or at least one of Z to each be present.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Chemical & Material Sciences (AREA)
- Plasma & Fusion (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Analytical Chemistry (AREA)
- Robotics (AREA)
- Drying Of Semiconductors (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Abstract
An apparatus for perform metal etching and plasma ashing includes: a processing chamber having an enclosed area; an electrostatic chuck disposed in the enclosed area and configured to secure a wafer, the electrostatic chuck connected with a bias power; at least one coil connected with a source power; a etchant conduit configured provide an etchant to a metal of the wafer within the processing chamber in accordance with a photoresist mask of the wafer; and a gas intake conduit connected with a gas source, wherein the gas intake conduit is configured to supply the processing chamber with a gas from the gas source during performance of plasma ashing within the processing chamber.
Description
- This application is a division of U.S. patent application Ser. No. 16/684,438, filed Nov. 14, 2019, which claims priority to U.S. Provisional Patent Application No. 62/773,654, filed on Nov. 30, 2018, each of which are incorporated by reference herein in their entireties.
- Typical processing of wafers (e.g., semiconductor workpieces, semiconductor devices, or semiconductor materials) may utilize separate chambers for etching and plasma ashing. Etching may be used to remove material from the surface of a wafer during manufacturing. For example, in etching, parts of the wafer may be protected from etching by a masking material which resists etching. Then, the wafer may be etched by application of an etchant to exposed portions of the wafer. Etching is typically performed in an etching chamber specific for etching.
- Plasma ashing may be the process of removing the photoresist from an etched wafer. Using a plasma source, a reactive species is generated. The reactive species combines with the photoresist to form ash which may be removed with a vacuum pump. Plasma ashing is typically performed in an ashing chamber (e.g., a photoresist stripping chamber and/or a cooling chamber) that is separate from the etching chamber. Such processing techniques require large amounts of overhead, but still fail to produce satisfactory results. Therefore, conventional processing techniques are not entirely satisfactory.
- Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that various features are not necessarily drawn to scale. In fact, the dimensions and geometries of the various features may be arbitrarily increased or reduced for clarity of discussion.
-
FIG. 1 illustrates a flowchart of a method of metal etching with plasma ashing performed in situ within a semiconductor processing chamber according to one or more embodiments of the present disclosure. -
FIGS. 2A, 2B, and 2C illustrate cross-sectional views of an exemplary semiconductor device during various fabrication stages, made by the method ofFIG. 1 , in accordance with some embodiments. -
FIG. 3 is a diagram of a processing chamber, in accordance with some embodiments. -
FIG. 4 is an illustration of a workstation, in accordance with some embodiments. -
FIG. 5 is a block diagram of various functional modules of the workstation, in accordance with some embodiments. - The following disclosure describes various exemplary embodiments for implementing different features of the subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, it will be understood that when an element is referred to as being “connected to” or “coupled to” another element, it may be directly connected to or coupled to the other element, or one or more intervening elements may be present.
- In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- The present disclosure provides various embodiments of metal etching with plasma ashing performed in situ within a semiconductor processing chamber. In certain embodiments, etching may be performed with a photoresist mask above a metal layer within the processing chamber (e.g., the semiconductor processing chamber). This processing chamber may be connected to a gas source. In the performance of etching, an exposure system (e.g., a delivery system of an etchant) may be applied in the processing chamber to etch the metal layer in accordance with the photoresist mask. Upon the completion of etching, an ashing gas may be applied from a gas source to perform plasma ashing within the processing chamber. As noted above, this processing chamber may be the same for both etching and ashing and thus no separate etching chamber, photoresist stripping chamber and/or cooling chamber may be needed. Rather, the functions of each of these may be performed in a single chamber in a simplified process of etching and plasma ashing. Stated another way, there may be no de-chucking (e.g., removing an etched wafer from a chuck it is secured on) between etching and plasma ashing.
- In various embodiments, the ashing gas may be at least one of: pure oxygen (O2), pure nitrogen (N2), and a mixture of N2 and O2. In particular embodiments, the mixture of N2 and O2 may include less than 10 percent of O2. As will be noted below, the ashing gas may be transformed into plasma within the processing chamber (e.g., via a source power). The O2 within the plasma may react (e.g., combine) with the photoresist to produce ash (e.g., removing the photoresist). More specifically, the O2 within the plasma may react (e.g., combine) with the photoresist to produce carbon dioxide (CO2), carbon monoxide (CO), and water (H2O) that may be removed from the processing chamber by suction forces or a pump. Also, the N2 within the plasma may react with any residual aluminum chloride (AlCl3) in the processing chamber. This AlCl3 may be produced as a byproduct of etching. For example, the N2 within the plasma may react with the residual AlCl3 to produce aluminum nitride (AIN) and chlorine (Cl2) that may be removed from the processing chamber by suction forces or a pump. The removal of AlCl3 within the processing chamber may decrease the chance of corrosion within the processing chamber.
- In various embodiments, the plasma ashing may be performed by applying a source power of over 1600 watts. As will be illustrated below, this source power may be applied to at least one coil within a processing chamber. This processing chamber may have a wall (e.g., a ceiling or a dome) that separates the at least one coil from the metal layer. Also, the metal layer may be within a space formed or enclosed by the wall. In particular embodiments, the plasma ashing may be performed by applying a bias power of about 0 watts. This bias power may be applied at an electrostatic chuck that supports (e.g., sits on) the wafer that had previously been etched (e.g., previously before plasma ashing). In certain embodiments, a pressure of less than 100 millitorr may be applied at the processing chamber during the performance of plasma ashing. Also, the processing chamber may be maintained at about 50 degrees centigrade, or at a same temperature at which etching was performed. In further embodiments, the processing chamber may be maintained at a temperature of less than 100 degrees centigrade across both etching and plasma ashing.
- In various embodiments, the processing chamber may be part of a semiconductor processing workstation with at least one loadlock for ingress or egress of a wafer. In certain embodiments, this wafer may have a diameter of about 200 millimeters or a diameter of about 8 inches. This semiconductor processing workstation may be configured to move the wafer from a loadlock to an alignment chamber, from the alignment chamber to the processing chamber, and then from the processing chamber to the loadlock for egress of the wafer from the semiconductor processing workstation (e.g., without moving the wafer from the processing chamber to a photoresist stripping chamber and/or a cooling chamber). Accordingly, the processing chamber may include various conduits for ingress of an etchant and an ashing gas as well as for egress of ash produced during the plasma ashing from the processing chamber via suction forces. In particular embodiments, the processing chamber may be a modified decoupled plasma source (DPS) chamber.
- Advantageously, performing in situ plasma ashing may simplify semiconductor workpiece processing (e.g., semiconductor wafer or device processing) by not requiring further processing in a photoresist stripping chamber and/or a cooling chamber. Rather, in a single workstation with multiple processing chambers, a semiconductor workpiece may be received in a loadlock, aligned, and then etched and photoresist stripped in a single processing chamber, and then removed from the workstation without processing at separate etching, photoresist stripping and/or cooling chambers. As noted above, this in situ plasma ashing may include processing under a high source power environment of over 1600 watts with 0 watts of bias power and in a gaseous environment with either a O2 gas, a N2, or a gas mixture of N2 and O2 gases. Accordingly, etching and plasma ashing may be performed together in a single processing chamber that is configured with an exposure system (e.g., system for introduction of an etchant) for etching based on a photoresist mask and an ashing gas source. In particular embodiments, in situ plasma ashing may be performed with the addition of, or alternative use of, other gases such as H2, H2O, H2O2, O3, CO, CO2, SO2, Ar, He, and the like. In further embodiments, the total wafer temperature during and after in situ ashing may be less than 100 degrees Celsius, which may be relatively low in comparison to a possible 250 degrees Celsius or more in certain plasma ashing chambers separate from an etching chamber.
-
FIG. 1 illustrates a flowchart of amethod 100 of metal etching with plasma ashing performed in situ within a semiconductor processing chamber according to one or more embodiments of the present disclosure. It is noted that themethod 100 is merely an example, and is not intended to limit the present disclosure. Accordingly, it is understood that additional operations may be provided before, during, and after themethod 100 ofFIG. 1 , certain operations may be omitted, and some other operations may only be briefly described herein. - In some embodiments, operations of the
method 100 may be associated with the cross-sectional views of a semiconductor device at various fabrication stages as shown inFIG. 2A, 2B , and 2C respectively, which will be discussed in further detail below. - Referring now to
FIG. 1 , themethod 100 starts withoperation 102 in which a metal layer with a patterned photoresist is provided at a processing chamber. Themethod 100 continues tooperation 104 where etching is performed within the processing chamber. Themethod 100 continues tooperation 106 where plasma ashing is performed in-situ with the processing chamber that performed the etching. - As mentioned above,
FIG. 2A throughFIG. 2C illustrate, in a cross-sectional views, respective portions of asemiconductor device 200 at various fabrication stages of themethod 100 ofFIG. 1 . Thesemiconductor device 200 may include, be included in, or be a microprocessor, memory cell, wafer, and/or other integrated circuit (IC). Also,FIGS. 2A through 2C are simplified for a better understanding of the concepts of the present disclosure. For example, although the figures illustrate thesemiconductor device 200, it is understood the IC may comprise a number of other devices such as resistors, capacitors, inductors, fuses, etc., which are not shown inFIGS. 2A-2C , for purposes of clarity of illustration. -
FIG. 2A is a cross-sectional view of asemiconductor device 200 including aphotoresist 202 at one of the various stages of fabrication corresponding tooperation 102 ofFIG. 1 , in accordance with some embodiments. Thephotoresist 202 may overlay ametal layer 204. Thephotoresist 202 may be patterned such that thephotoresist 202 does not completely overlay themetal layer 204 but includesvarious openings 206 in which themetal layer 204 is exposed. In various embodiments, themetal layer 204 may be a metal composite layer. This metal composite layer may include a top layer of, for example, a barrier material that will be discussed further below. Optionally, the metal layer may overlay an under layer 208 (e.g., a substrate). As noted above, thesemiconductor device 200 may be part of a wafer resting on (e.g., secured on and/or contacting) an electrostatic chuck within a processing chamber 210 (illustrated with dotted lines). Theprocessing chamber 210 may be a generally enclosed region where both etching and plasma ashing may take place in-situ. In certain embodiments, the photoresist may be applied to themetal layer 204 within the processing chamber 210 (e.g., thephotoresist 202 may be put on themetal layer 204 within the processing chamber 210). In particular embodiments, thesemiconductor device 200 with the photoresist on top of themetal layer 204 may be received at theprocessing chamber 210. - In some embodiments, the under
layer 208 includes a silicon substrate or a silicon oxide substrate. Alternatively, the underlayer 208 may include other elementary semiconductor materials such as, for example, germanium. The underlayer 208 may also include a compound semiconductor such as silicon carbide, gallium arsenic, indium arsenide, and indium phosphide. The underlayer 208 may include an alloy semiconductor such as silicon germanium, silicon germanium carbide, gallium arsenic phosphide, and gallium indium phosphide. In one embodiment, the underlayer 208 includes an epitaxial layer. For example, the under layer may have an epitaxial layer overlying a bulk semiconductor. Furthermore, the underlayer 208 may include a semiconductor-on-insulator (SOI) structure. For example, the under layer may include a buried oxide (BOX) layer formed by a process such as separation by implanted oxygen (SIMOX) or other suitable technique, such as wafer bonding and grinding. - In some embodiments, the under
layer 208 also includes various conductive features, such as p-type doped regions and/or n-type doped regions, implemented by a process such as ion implantation and/or diffusion. Those doped regions include n-well, p-well, light doped region (LDD), heavily doped source and drain (S/D), and various channel doping profiles configured to form various active devices (or integrated circuit (IC) devices), such as a complimentary metal-oxide-semiconductor field-effect transistor (CMOSFET), imaging sensor, and/or light emitting diode (LED). The underlayer 208 may further include other conductive features, or active devices (functional features) such as a resistor or a capacitor formed in and on the substrate. The underlayer 208 may further includes lateral isolation features provided to separate various conductive features or devices formed in the underlayer 208. In one embodiment, shallow trench isolation (STI) features are used for lateral isolation. The various devices further include silicide disposed on S/D, gate and other device features for reduced contact resistance when coupled to output and input signals. - In certain embodiments, the under
layer 208 may be a dielectric layer. The dielectric layer may form a non-conductive (e.g., dielectric) separation, or isolation, between conductive elements within the semiconductor device. The dielectric layer may include a non-conductive material that is at least one of: silicon oxide, a low dielectric constant (low-k) material, other suitable dielectric material, or a combination thereof. The low-k material may include fluorinated silica glass (FSG), phosphosilicate glass (PSG), borophosphosilicate glass (BPSG), carbon doped silicon oxide (SiOxCy), Black Diamond® (Applied Materials of Santa Clara, Calif.), Xerogel, Aerogel, amorphous fluorinated carbon, Parylene, BCB (bis-benzocyclobutenes), SiLK (Dow Chemical, Midland, Mich.), polyimide, and/or other future developed low-k dielectric materials. - In certain embodiments, the
metal layer 204 may be part of a metal line. For example, the metal layer may be a metal line connected to, or part of, a source, drain or gate electrode of a transistor device, an electrode of a capacitor, one end of a resistor or of any other active or passive device. As a further example, themetal layer 204 may connect to other conductive lines and/or vias within thesemiconductor device 200. In some embodiments, themetal layer 204 may include conductive materials, such as a metal, or for example, aluminum (Al), copper (Cu), tungsten (W), or a combination thereof. In some other embodiments, themetal layer 204 may include other suitable conductive materials (e.g., metal materials such as gold (Au), cobalt (Co), silver (Ag), Nickle (Ni), etc. and/or conductive materials (e.g., polysilicon)) while remaining within the scope of the present disclosure. Themetal layer 204 may be formed by using chemical vapor deposition (CVD), physical vapor deposition (PVD), spin-on coating, and/or other suitable techniques to deposit themetal layer 204 over the underlayer 208. - In some embodiments, optionally, the
metal layer 204 may include a barrier material on top that enhance (e.g., improves) conductivity of conductive materials and may effectively prevent (e.g., block) metal atoms from diffusing from conductive materials into non-conductive materials during a deposition process to form a conductive line. Examples of barrier materials include tantalum nitride (TaN), tantalum (Ta), titanium nitride (TiN), titanium (Ti), cobalt tungsten (CoW), tungsten nitride (WN), or the like. - In the following discussion, reference to the
metal layer 204 may or may not include their corresponding barrier material deposited as a layer on top of themetal layer 204. In various embodiments, the barrier layer does not change the function of any adjoining conductive structure except to enhance the material properties of the adjoining conductive structures. - In particular embodiments, the
photoresist 202 may be a light-sensitive material used to etch themetal layer 204. Thisphotoresist 202 may be applied on top of themetal layer 204. In certain embodiments, thisphotoresist 202 may be applied directly on top of the metal layer 204 (e.g., directly contacting the uniform material of the metal layer 204). In further embodiments, thephotoresist 202 may be applied on top of themetal layer 204 such that thephotoresist 202 is on top of a barrier material of the metal layer 204 (e.g., a layer of barrier material that forms the upper surface of themetal layer 204.) - In certain embodiments, the
photoresist 202 may be a light-sensitive organic material deposited on themetal layer 204. The photoresist may be formed (e.g., patterned) by applying a patterned mask to block light incident upon the photoresist, so that only unmasked regions of the material will be exposed to light. A solvent, may then applied to the photoresist. In the case of a positive photoresist, the photoresist material is degraded by light and the solvent will dissolve away the regions that were exposed to light, leaving behind the photoresist where the patterned mask was placed. In the case of a negative photoresist, the photosensitive material is strengthened (e.g., polymerized or cross-linked) by light, and the solvent will dissolve away only the regions that were not exposed to light, leaving behind the photoresist in areas where the patterned mask was not placed. As will be discussed further below, the photoresist may then be used as a mask to perform one or more dry/wet etching processes to respectively or simultaneously etch themetal layer 204. -
FIG. 2B is a cross-sectional view of thesemiconductor device 200 after etching at one of the various stages of fabrication that corresponds tooperation 106 ofFIG. 1 , in accordance with some embodiments. More specifically, thesemiconductor device 200 after etching may form an etchedmetal layer 222. Thisetched metal layer 222 may be formed by using thephotoresist 202 as a mask to perform one or more etching processes to respectively or simultaneously etch the metal layer to form the etchedmetal layer 222. A wet etching process may reference use of a wet etchant for etching and a dry etching process may reference use of a dry etchant for etching. Examples of a wet etchant may include, for example, hydrofluoric acid (HF), phosphoric acid (H3PO4), acetic acid, nitric acid (HNO3), water (H2O), and the like. Examples of a dry etchant (also referred to as an etchant plasma or an etchant gas) may include, for example, tetrafluoromethane (CF4), fluoroform (CHF3), difluoromethane (CH2F2), octafluorocyclobutane (C4F8), argon (Ar), oxygen (O2), and the like. - In various embodiments, when the metal layer is aluminum (Al), an applied wet etchant for wet etching may be, for example, 80% phosphoric acid (H3PO4)+5% acetic acid+5% nitric acid (HNO3)+10% water (H2O) applied at about 50 degrees centigrade, or from about 30 degrees centigrade to about 60 degrees centigrade. In further embodiments, when the metal layer is aluminum (Al), an applied dry etchant may be, for example, Cl2, CCl4, SiCl4, and/or BCl3 at about 50 degrees centigrade, or from about 30 degrees centigrade to about 60 degrees centigrade. In particular embodiments, etching may produce an etching byproduct, AlCl3.
- In particular embodiments, a
polymer 224 may be present on the sidewalls of the etchedmetal layer 222. This polymer may be a byproduct of etching the metal layer to form the etchedmetal layer 222. In addition to the formation of the etchedmetal layer 222, etching of thesemiconductor device 200 may also cause some etching (e.g., erosion) of thephotoresist 202 and the underlayer 208 as illustrated inFIG. 2B . In particular embodiments, etching may produce an etching byproduct, AlCl3. -
FIG. 2C is a cross-sectional view of thesemiconductor device 200 after plasma ashing at one of the various stages of fabrication that corresponds tooperation 106 ofFIG. 1 , in accordance with some embodiments. Plasma ashing may refer to a process of removing the photoresist after etching. As illustrated, after plasma ashing, the etchedmetal layer 222 may not include an overlaying photoresist. More specifically, using a plasma source, a monatomic (single atom) substance (also referred to as a reactive species or an ashing gas) may be introduced to theprocessing chamber 210. The ashing gas may combine with the photoresist to form ash which is removed from theprocessing chamber 210 with a vacuum pump. - In various embodiments, plasma is created by exposing the ashing gas (e.g., reactive species) at a low pressure to high power radio waves, which ionise the ashing gas. This process may be done under vacuum in order to better create the plasma. In certain embodiments, the plasma may be generated in situ in the process chamber. However, in other embodiments, the plasma may be formed remotely from the process chamber where the desired particles for ashing are separated from the formed plasma and channeled to the wafer within the process chamber. By forming the plasma remotely, electrically charged particles may have time to recombine before they reach the photoresist surface to avoid damage to the wafer surface from plasma formation.
- In various embodiments, the ashing gas may be at least one of: pure oxygen (O2), pure nitrogen (N2), and a mixture of N2 and O2. In particular embodiments, the mixture of N2 and O2 may include less than 10 percent of O2. The ashing gas may be transformed into plasma within the processing chamber (e.g., via a source power for high power radio waves). For example, O2 may be used as a major plasma source to react with the photoresist in accordance with the below formula:
-
CxHyOz+O2→CO2+CO+H2O (1) - The CxHyOz may represent the photoresist, the O2 may represent the plasma, and the CO2+CO +H2O may be removed by a pump (e.g., via suction forces from the processing chamber). Stated another way, the O2 within the plasma may react (e.g., combine) with the photoresist to produce ash (e.g., removing the photoresist). More specifically, the O2 within the plasma may react (e.g., combine) with the photoresist to produce carbon dioxide (CO2), carbon monoxide (CO), and water (H2O) that may be removed from the processing chamber by suction forces or a pump.
- Also, N2 may be used to react with an etch byproduct AlCl3 (introduced above) to avoid corrosion in accordance with the below formula:
-
AlCl3+N2→AlN+Cl2 (2) - The AlCl3 may represent a byproduct, the N2 may represent the plasma, and the resultant AlN+Cl2 may be removed by a pump (e.g., via suction forces from the processing chamber). Stated another way, the N2 within the plasma may react with the residual AlCl3 to produce aluminum nitride (AIN) and chlorine (Cl2) that may be removed from the processing chamber by suction forces or a pump. The removal of AlCl3 within the processing chamber may decrease the chance of corrosion within the processing chamber.
- Accordingly, in various embodiments, the corrosion formula may be represented in a chain reaction as follows:
-
AlCl3+3H2O→Al(OH)3+3HCl (3) -
Al(OH)3+3HCl+3H2O→Al2O3+9H2O+6HCl (4) -
2Al+6HCl→2AlCl3+3H2 (5) - In various embodiments, the plasma ashing may be performed by applying a source power of over 1600 watts. As will be illustrated below, this source power may be applied to at least one coil within a processing chamber with a wall (e.g., a ceiling or a dome) that has multiple coils separated from an etched metal layer facing by the wall. In particular embodiments, the plasma ashing may be performed by applying a bias power of about 0 watts. This bias power may be applied at an electrostatic chuck that supports the wafer that had previously been etched (e.g., previously before plasma ashing). In certain embodiments, a pressure of less than 100 millitorr may be applied the processing chamber during the performance of plasma ashing. Also, the processing chamber may be maintained at range of 40 to 60 degrees centigrade. In some embodiments, the processing chamber temperature is about 50 degrees centigrade. Although certain processing conditions may be utilized in certain embodiments, other processing conditions may be utilized in other embodiments as desired for different applications in various embodiments.
-
FIG. 3 is a diagram of aprocessing chamber 300, in accordance with some embodiments. Theprocessing chamber 300 may include anenclosed area 302 in which both metal etching and plasma ashing are performed in situ. The processing chamber may include awall 303 that defines theenclosed area 302. In certain embodiments, thewall 303 may be formed substantially as a dome. Awafer 304 may be located within theenclosed area 302 for etching and plasma ashing. More specifically, thiswafer 304 may include a metal layer for etching within theenclosed area 302 of theprocessing chamber 300. An etchant may be provided into theprocessing chamber 300 via anetchant conduit 306 from an etchant source (not illustrated). Thisetchant conduit 306 may, for example, provide an etchant that is an wet etchant for wet etching and/or a dry etchant for dry etching. Examples of a wet etchant may include, for example, hydrofluoric acid (HF), phosphoric acid (H3PO4), acetic acid, nitric acid (HNO3), water (H2O), and the like. Examples of a dry etchant (also referred to as an etchant plasma or an etchant gas) may include, for example, tetrafluoromethane (CF4), fluoroform (CHF3), difluoromethane (CH2F2), octafluorocyclobutane (C4F8), argon (Ar), oxygen (O2), and the like. - In various embodiments, when the metal layer is aluminum (Al), an applied wet etchant for wet etching may be, for example, 80% phosphoric acid (H3PO4)+5% acetic acid+5% nitric acid (HNO3)+10% water (H2O) applied at about 50 degrees centigrade, or from about 30 degrees centigrade to about 60 degrees centigrade. In further embodiments, when the metal layer is aluminum (Al), an applied dry etchant may be, for example, Cl2, CCl4, SiCl4, and/or BCl3 at about 50 degrees centigrade, or from about 30 degrees centigrade to about 60 degrees centigrade. In particular embodiments, etching may produce an etching byproduct, AlCl3.
- As noted above, plasma ashing may be performed in situ within the
enclosed area 302 of the processing chamber 300 (e.g., in the same location in which etching was performed). Plasma ashing may refer to a process of removing the photoresist after etching. An ashing gas may be provided into theprocessing chamber 300 via anashing conduit 310 from an ashing gas source (not illustrated) for plasma ashing. Thisashing conduit 310 may, for example, provide an ashing gas for plasma ashing within theenclosed area 302 of theprocessing chamber 300. This ashing gas may be, for example, a monatomic (single atom) substance (also referred to as a reactive species). The ashing gas may combine with the photoresist to form ash which is removed from theprocessing chamber 210 with a vacuum pump 312 (e.g., removed via suction forces). - In various embodiments,
plasma 314 is created by exposing the ashing gas (e.g., reactive species) at a low pressure (e.g., less than 100 millitorr) to high power radio waves, which ionise the ashing gas. In certain embodiments, this process may be done under vacuum in order to better create theplasma 314. In various embodiments, the ashing gas may be at least one of: pure oxygen (O2), pure nitrogen (N2), and a mixture of N2 and O2. In particular embodiments, the mixture of N2 and O2 may include 0 to 10 percent of O2. - In particular embodiments, the plasma ashing may be performed by applying a
source power 316 of over 1600 watts. Thissource power 316 may be applied each of a number ofcoils 318 within the processing chamber. For simplicity of illustration, the connection between thesource power 316 and thecoils 318 is only illustrated with a single connection with a single coil to represent the respective connections from each of thecoils 318 to thesource power 316. - In further embodiments, the
enclosed area 302 may include anelectrostatic chuck 320 on which thewafer 304 is secured. Theelectrostatic chuck 320 may be supplied with a bias power 322 (e.g., a radio frequency bias power). This bias power may be applied to calibrate the amount of downward force theplasma 314 may experience to bombard thewafer 304. In certain embodiments, the bias power may be about 0 watts during plasma ashing. In certain embodiments, a pressure of less than 100 millitorr may be applied the processing chamber during the performance of plasma ashing. Also, the processing chamber may be maintained at about 50 degrees centigrade. In particular embodiments, after plasma ashing thewafer 304 may be de-chucked (e.g., removed from theelectrostatic chuck 320 and removed from the processing chamber 300 (e.g., via a robotic arm). -
FIG. 4 is an illustration of aworkstation 400, in accordance with some embodiments. Theworkstation 400 may includeloadlocks transfer chamber 406, analignment chamber 408, andmultiple processing chambers 410A-410D for both etching and plasma ashing in situ within each of themultiple processing chambers 410A-410D. - The
transfer chamber 406 may include a firstrobotic arm 412A and a secondrobotic arm 412B. The firstrobotic arm 412A and the secondrobotic arm 412B may be referred to as a robotic arm system. The robotic arm system of the firstrobotic arm 412A and the secondrobotic arm 412B may be configured to transfer wafers among theloadlocks alignment chamber 408, and themultiple processing chambers 410A-410D. The firstrobotic arm 412A may be opposite the secondrobotic arm 412B and thus the robotic arm system may be configured to handle up to two wafers at a single time. Also, the robotic arm system may be configured to swivel about to face each of theloadlocks alignment chamber 408, and themultiple processing chambers 410A-410D as desired. Also, eachrobotic arm loadlocks alignment chamber 408, and/or themultiple processing chambers 410A-410D as desired to place and/or remove a wafer from theloadlocks alignment chamber 408, and/or themultiple processing chambers 410A-410D as desired. Furthermore, each of theloadlocks alignment chamber 408, and/or themultiple processing chambers 410A-410D may include a portal into and from which eachrobotic arm loadlocks alignment chamber 408, and/or themultiple processing chambers 410A-410D when access via therobotic arm - The
loadlocks workstation 400. For example, theloadlocks loadlocks - The
alignment chamber 408 may be configured to align a wafer on the robotic arm system. For example, thealignment chamber 408 may include a sensor and/or an actuator to determine an orientation of the wafer on the robotic arm system (e.g., when on or interfaced with therobotic arm 412Amultiple processing chambers 410A-410D. - Each of the
multiple processing chambers 410A-410D may include an enclosed area in which both metal etching and plasma ashing are performed in situ. Accordingly, eachprocessing chamber 410A-410D may include a wall that defines the enclosed area. In certain embodiments, the wall may be formed substantially as a dome. A wafer may be located within the enclosed area for etching and plasma ashing. More specifically, this wafer may include a metal layer for etching within the enclosed area of eachprocessing chamber 410A-410D. An etchant may be provided into eachprocessing chamber 410A-410D via an etchant conduit from an etchant source (not illustrated). This etchant conduit may, for example, provide an etchant that is an wet etchant for wet etching and/or a dry etchant for dry etching. - In various embodiments, when the metal layer is aluminum (Al), an applied wet etchant for wet etching may be, for example, 80% phosphoric acid (H3PO4)+5% acetic acid+5% nitric acid (HNO3)+10% water (H2O) applied at about 50 degrees centigrade, or from about 30 degrees centigrade to about 60 degrees centigrade. In further embodiments, when the metal layer is aluminum (Al), an applied dry etchant may be, for example, Cl2, CCl4, SiCl4, and/or BCl3 at about 50 degrees centigrade, or from about 30 degrees centigrade to about 60 degrees centigrade. In particular embodiments, etching may produce an etching byproduct, AlCl3.
- As noted above, plasma ashing may be performed in situ within the enclosed area of each
processing chamber 410A-410D (e.g., in the same location in which etching was performed). An ashing gas may be provided into eachprocessing chamber 410A-410D via an ashing conduit from an ashing gas source (not illustrated) for plasma ashing. This ashing conduit may, for example, provide an ashing gas for plasma ashing within the enclosed area of eachprocessing chamber 410A-410D. The ashing gas may combine with the photoresist to form ash which is removed from eachprocessing chamber 410A-410D with a respective vacuum pump. - In various embodiments,
plasma 314 is created by exposing the ashing gas (e.g., reactive species) at a low pressure (e.g., less than 100 millitorr) to high power radio waves, which ionise the ashing gas. This process may be done under vacuum in order to better create theplasma 314. In various embodiments, the ashing gas may be at least one of: pure oxygen (O2), pure nitrogen (N2), and a mixture of N2 and O2. In particular embodiments, the mixture of N2 and O2 may include less than 10 percent of O2. - In particular embodiments, the plasma ashing may be performed by applying a source power of over 1600 watts. This source power may be applied at each of a number of coils within each
processing chamber 410A-410D. Also, eachprocessing chamber 410A-410D may include an electrostatic chuck configured to secure a wafer during plasma ashing. The electrostatic chuck may be supplied with a bias power (e.g., a radio frequency bias power). In certain embodiments, the bias power may be about 0 watts during plasma ashing. In certain embodiments, a pressure of less than 100 millitorr may be applied in eachprocessing chamber 410A-410D during the performance of plasma ashing. Also, eachprocessing chamber 410A-410D may be maintained at about 50 degrees centigrade. In particular embodiments, after plasma ashing the wafer may be de-chucked (e.g., removed from the electrostatic chuck) and removed from arespective processing chamber 410A-410D via the firstrobotic arm 412A and/or the secondrobotic arm 412B. The wafer may then be moved back to one of theloadlocks workstation 400. - Accordingly, a wafer may be received at one of the
loadlocks robotic arm 412A and the secondrobotic arm 412B). Then, the wafer may be processed at one of theprocessing chambers 410A-410D in which both metal etching and plasma ashing are performed in situ (e.g., without de-chucking between the metal etching and plasma ashing). Then, finally, the wafer may be moved to one of theloadlocks workstation 400. Movement among theloadlocks alignment chamber 408, and/or themultiple processing chambers 410A-410D may be made via the robotic arm system of the firstrobotic arm 412A and the secondrobotic arm 412B. Various arrows are illustrated over theworkstation 400 to illustrate the path of a wafer for processing at theworkstation 400. Accordingly, the wafer may be processed at one of but not more than one of theprocessing chamber 410A-410D. -
FIG. 5 is a block diagram of various functional modules of theworkstation 400, in accordance with some embodiments. As noted above, theworkstation 400 may include loadlocks, a transfer chamber, an alignment chamber, and multiple processing chambers for both etching and plasma ashing in situ within each of the multiple processing chambers. Theworkstation 400 may also include aprocessor 504. In further embodiments, theprocessor 504 may be implemented as one or more processors. - The
processor 504 may be operatively connected to a computer readable storage module 506 (e.g., a memory and/or data store), anetwork connection module 508, auser interface module 510, acontroller module 512, and asensor module 514. In some embodiments, the computerreadable storage module 506 may include workstation logic that may configure theprocessor 504 to perform the various processes discussed herein. The computerreadable storage 506 may also store data, such as sensor data characterizing wafer alignment with the robotic arm system, control instructions for a robotic arm to align a wafer, identifiers for a wafer, identifiers for a workstation, identifiers for a semiconductor workpiece fabrication process, and any other parameter or information that may be utilized to perform the various processes discussed herein. - The
network connection module 508 may facilitate a network connection of theworkstation 400 with various devices and/or components of theworkstation 400 that may communicate (e.g., send signals, messages, instructions, or data) within or external to theworkstation 400. In certain embodiments, thenetwork connection module 508 may facilitate a physical connection, such as a line or a bus. In other embodiments, thenetwork connection module 508 may facilitate a wireless connection, such as over a wireless local area network (WLAN) by using a transmitter, receiver, and/or transceiver. For example, thenetwork connection module 508 may facilitate a wireless or wired connection with theprocessor 504 and the computerreadable storage 506. - The
workstation 400 may also include theuser interface module 510. The user interface may include any type of interface for input and/or output to an operator of theworkstation 400, including, but not limited to, a monitor, a laptop computer, a tablet, or a mobile device, etc. - The
workstation 400 may include acontroller module 512. Thecontroller module 512 may be configured to control various physical apparatuses that control movement or functionality for a robotic arm, portal, processing chamber, valve, or any other controllable aspect of theworkstation 400. For example, thecontroller module 512 may be configured to control movement or functionality for at least one of a portal of one of the loadlocks, the alignment chamber, and/or the processing chamber, a rotational motor that rotates the robotic arm system around an axis of rotation, and the like. For example, thecontroller module 512 may control a motor or actuator. The controller may be controlled by the processor and may carry out the various aspects of the various processes discussed herein. - The
sensor module 514 may represent a sensor configured to collect sensor data. As discussed above, in certain embodiments this sensor may collect sensor data characterizing wafer alignment with the robotic arm system. In other embodiments, this sensor may be configured to collect sensor data that characterizes how metal etching and/or plasma ashing is being performed within a processing chamber for both etching and plasma ashing in situ. - In an embodiment, a method includes: receiving, within a processing chamber, a wafer with a photoresist mask above a metal layer, wherein the processing chamber is connected to a gas source; applying an etchant configured to etch the metal layer in accordance with the photoresist mask within the processing chamber; and applying gas from the gas source to perform plasma ashing in the processing chamber.
- In another embodiment, a method includes: receiving, within a processing chamber, a wafer with a photoresist mask above a metal layer, wherein the processing chamber is connected to a gas source; applying an etchant configured to etch the metal layer in accordance with the photoresist mask within the processing chamber; applying gas from the gas source to perform plasma ashing in the processing chamber; and removing ash produced during the plasma ashing from the processing chamber.
- Yet in another embodiment, a processing chamber includes: an electrostatic chuck configured to secure a wafer, the electrostatic chuck connected with a bias power; at least one coil connected with a source power; a system configured provide an etchant to a metal of the wafer within the processing chamber in accordance with a photoresist mask of the wafer; and a gas intake conduit connected with a gas source, wherein the gas intake conduit is configured to supply the processing chamber with a gas from the gas source during performance of plasma ashing within the processing chamber.
- The foregoing outlines features of several embodiments so that those ordinary skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
- Conditional language such as, among others, “can,” “could,” “might” or “may,” unless specifically stated otherwise, are otherwise understood within the context as used in general to convey that certain embodiments include, while other embodiments do not include, certain features, elements and/or steps. Thus, such conditional language is not generally intended to imply that features, elements and/or steps are in any way required for one or more embodiments or that one or more embodiments necessarily include logic for deciding, with or without user input or prompting, whether these features, elements and/or steps are included or are to be performed in any particular embodiment.
- Disjunctive language such as the phrase “at least one of X, Y, or Z,” unless specifically stated otherwise, is otherwise understood with the context as used in general to present that an item, term, etc., may be either X, Y, or Z, or any combination thereof (e.g., X, Y, and/or Z). Thus, such disjunctive language is not generally intended to, and should not, imply that certain embodiments require at least one of X, at least one of Y, or at least one of Z to each be present.
- It should be emphasized that many variations and modifications may be made to the above-described embodiments, the elements of which are to be understood as being among other acceptable examples. All such modifications and variations are intended to be included herein within the scope of this disclosure and protected by the following claims.
Claims (20)
1. A processing chamber, comprising:
an electrostatic chuck configured to secure a wafer, the electrostatic chuck connected with a bias power;
at least one coil connected with a source power;
an etchant intake conduit configured provide an etchant to a metal of the wafer within the processing chamber in accordance with a photoresist mask of the wafer; and
a gas intake conduit connected with a gas source, wherein the gas intake conduit is configured to supply the processing chamber with a gas from the gas source during performance of plasma ashing within the processing chamber.
2. The processing chamber of claim 1 , wherein the processing chamber is part of a semiconductor processing workstation with a loadlock for ingress or egress of the wafer.
3. The processing chamber of claim 2 , wherein the semiconductor processing workstation is configured to move the wafer from an alignment chamber to the processing chamber, and then to the loadlock for egress of the wafer from the processing chamber.
4. The processing chamber of claim 1 , wherein the processing chamber comprises a suction conduit configured to remove ash produced during the plasma ashing from the processing chamber via suction forces.
5. The processing chamber of claim 1 , wherein the metal comprises aluminum.
6. The processing chamber of claim 1 , wherein the metal comprises aluminum with a top layer of titanium nitride (TiN).
7. An apparatus, comprising:
a processing chamber comprising an enclosed area in which both metal etching and plasma ashing are performed in situ, the enclosed area configured to receive a wafer therein;
an etchant conduit coupled to the processing chamber and configured to provide an etchant into the enclosed area for etching a metal layer of the wafer in accordance with a photoresist mask placed on the wafer when the wafer is positioned within the enclosed area;
an ashing conduit coupled to the processing chamber and configured to provide an ashing gas into the enclosed area to remove photoresist material after etching is completed; and
a power source coupled to the processing chamber configured to provide a predetermined power to at least one coil within the enclosed area during an ashing process.
8. The apparatus of claim 7 , wherein the predetermined power is greater than 1600 watts.
9. The apparatus of claim 7 , wherein the processing chamber comprises a wall that separates the at least one coil from the metal layer.
10. The apparatus of claim 7 , wherein the ashing gas is at least one of: pure O2, pure N2, and a mixture of N2 and O2.
11. The apparatus of claim 10 , wherein the ashing gas comprises 0 to 10 percent of O2.
12. The apparatus of claim 7 , wherein the processing chamber further comprises an electrostatic chuck for supporting the wafer within the enclosed area.
13. The apparatus of claim 12 , wherein the electrostatic chuck is biased with a predetermined bias power.
14. The apparatus of claim 13 , wherein the predetermined bias power is 0 watts during a plasma ashing process.
15. An apparatus, comprising:
a loadlock;
a processing chamber comprising an enclosed area in which both metal etching and plasma ashing are performed in situ, the enclosed area configured to receive a wafer therein, and the processing chamber further comprising a wafer chuck configured to support the wafer within the enclosed area;
an etchant conduit coupled to the processing chamber and configured to provide an etchant into the enclosed area for etching a metal layer of the wafer in accordance with a photoresist mask placed on the wafer when the wafer is positioned within the enclosed area;
an ashing conduit coupled to the processing chamber and configured to provide an ashing gas into the enclosed area to remove photoresist material after etching is completed;
a power source coupled to the processing chamber configured to provide a predetermined power to at least one coil within the enclosed area during an ashing process; and
a robotic arm configured to transfer the wafer from the loadlock onto the wafer chuck in the enclosed area of the processing.
16. The apparatus of claim 15 , wherein the processing chamber comprises a wall that separates the at least one coil from the metal layer.
17. The apparatus of claim 15 , wherein the wafer chuck comprises an electrostatic chuck for supporting the wafer within the enclosed area.
18. The apparatus of claim 17 , wherein the electrostatic chuck is biased with a predetermined bias power.
19. The apparatus of claim 18 , wherein the predetermined bias power is 0 watts during a plasma ashing process.
20. The apparatus of claim 15 , wherein the loadlock is configured to receive the wafer from an external automated material handling system.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/855,529 US20220336228A1 (en) | 2018-11-30 | 2022-06-30 | Metal etching with in situ plasma ashing |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201862773654P | 2018-11-30 | 2018-11-30 | |
US16/684,438 US11699596B2 (en) | 2018-11-30 | 2019-11-14 | Metal etching with in situ plasma ashing |
US17/855,529 US20220336228A1 (en) | 2018-11-30 | 2022-06-30 | Metal etching with in situ plasma ashing |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/684,438 Division US11699596B2 (en) | 2018-11-30 | 2019-11-14 | Metal etching with in situ plasma ashing |
Publications (1)
Publication Number | Publication Date |
---|---|
US20220336228A1 true US20220336228A1 (en) | 2022-10-20 |
Family
ID=70850977
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/684,438 Active US11699596B2 (en) | 2018-11-30 | 2019-11-14 | Metal etching with in situ plasma ashing |
US17/855,529 Pending US20220336228A1 (en) | 2018-11-30 | 2022-06-30 | Metal etching with in situ plasma ashing |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/684,438 Active US11699596B2 (en) | 2018-11-30 | 2019-11-14 | Metal etching with in situ plasma ashing |
Country Status (3)
Country | Link |
---|---|
US (2) | US11699596B2 (en) |
CN (1) | CN111261550B (en) |
TW (1) | TWI770443B (en) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060144817A1 (en) * | 2004-12-30 | 2006-07-06 | Tokyo Electron Limited | Low-pressure removal of photoresist and etch residue |
US20090130855A1 (en) * | 2006-06-29 | 2009-05-21 | Lam Research Corporation | Phase change alloy etch |
US20090179003A1 (en) * | 2008-01-11 | 2009-07-16 | Tokyo Electron Limited | Substrate processing method, substrate processing apparatus and recording medium |
US20120279657A1 (en) * | 2011-05-06 | 2012-11-08 | Axcelis Technologies, Inc. | RF Coupled Plasma Abatement System Comprising an Integrated Power Oscillator |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6221772B1 (en) * | 1999-07-14 | 2001-04-24 | United Microelectronics Corp. | Method of cleaning the polymer from within holes on a semiconductor wafer |
JP2001176859A (en) * | 1999-12-20 | 2001-06-29 | Canon Inc | Ashing method |
US6323121B1 (en) * | 2000-05-12 | 2001-11-27 | Taiwan Semiconductor Manufacturing Company | Fully dry post-via-etch cleaning method for a damascene process |
US20060063388A1 (en) * | 2004-09-23 | 2006-03-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for using a water vapor treatment to reduce surface charge after metal etching |
US20060199370A1 (en) * | 2005-03-01 | 2006-09-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of in-situ ash strip to eliminate memory effect and reduce wafer damage |
CN101046626B (en) | 2006-03-30 | 2012-03-14 | 应用材料公司 | Method for etching molybdenum when manufacturing photomask |
US10535566B2 (en) | 2016-04-28 | 2020-01-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method of manufacture |
CN106206290A (en) * | 2016-08-24 | 2016-12-07 | 京东方科技集团股份有限公司 | A kind of comprise the film pattern of aluminum, its manufacture method and post-processing approach thereof |
-
2019
- 2019-11-14 US US16/684,438 patent/US11699596B2/en active Active
- 2019-12-02 CN CN201911216151.XA patent/CN111261550B/en active Active
- 2019-12-02 TW TW108143882A patent/TWI770443B/en active
-
2022
- 2022-06-30 US US17/855,529 patent/US20220336228A1/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060144817A1 (en) * | 2004-12-30 | 2006-07-06 | Tokyo Electron Limited | Low-pressure removal of photoresist and etch residue |
US20090130855A1 (en) * | 2006-06-29 | 2009-05-21 | Lam Research Corporation | Phase change alloy etch |
US20090179003A1 (en) * | 2008-01-11 | 2009-07-16 | Tokyo Electron Limited | Substrate processing method, substrate processing apparatus and recording medium |
US20120279657A1 (en) * | 2011-05-06 | 2012-11-08 | Axcelis Technologies, Inc. | RF Coupled Plasma Abatement System Comprising an Integrated Power Oscillator |
Also Published As
Publication number | Publication date |
---|---|
CN111261550B (en) | 2023-03-31 |
TWI770443B (en) | 2022-07-11 |
TW202029343A (en) | 2020-08-01 |
US11699596B2 (en) | 2023-07-11 |
CN111261550A (en) | 2020-06-09 |
US20200176269A1 (en) | 2020-06-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US12033891B2 (en) | Method of forming trenches | |
US11776853B2 (en) | Semiconductor device and method of manufacture | |
US7435686B2 (en) | Semiconductor processing using energized hydrogen gas and in combination with wet cleaning | |
US20060032833A1 (en) | Encapsulation of post-etch halogenic residue | |
US20190333814A1 (en) | Chamferless via structures | |
KR102293601B1 (en) | Integrated semiconductor processing | |
US9847252B2 (en) | Methods for forming 2-dimensional self-aligned vias | |
US11127599B2 (en) | Methods for etching a hardmask layer | |
US20190043723A1 (en) | Method of enhanced selectivity of hard mask using plasma treatments | |
US20220336228A1 (en) | Metal etching with in situ plasma ashing | |
KR20220002028A (en) | Semiconductor device and method | |
TWI847558B (en) | Semiconductor structure and method of forming the same | |
TWI848502B (en) | Semiconductor device and method of forming the same | |
US20220208996A1 (en) | Methods and apparatus for processing a substrate | |
US20230307241A1 (en) | Semiconductor device and methods of formation | |
US20240030134A1 (en) | Semiconductor device and methods of formation | |
US20230253253A1 (en) | Semiconductor device and methods of formation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |