US20220328639A1 - Method for forming fin field effect transistor (finfet) device structure with deep contact structure - Google Patents
Method for forming fin field effect transistor (finfet) device structure with deep contact structure Download PDFInfo
- Publication number
- US20220328639A1 US20220328639A1 US17/854,388 US202217854388A US2022328639A1 US 20220328639 A1 US20220328639 A1 US 20220328639A1 US 202217854388 A US202217854388 A US 202217854388A US 2022328639 A1 US2022328639 A1 US 2022328639A1
- Authority
- US
- United States
- Prior art keywords
- forming
- dielectric layer
- trench
- layer
- finfet
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 118
- 230000005669 field effect Effects 0.000 title claims description 24
- 239000000758 substrate Substances 0.000 claims abstract description 86
- 238000002955 isolation Methods 0.000 claims abstract description 58
- 239000007769 metal material Substances 0.000 claims abstract description 8
- 238000011049 filling Methods 0.000 claims abstract description 4
- 238000005530 etching Methods 0.000 claims description 47
- 229910052751 metal Inorganic materials 0.000 claims description 35
- 239000002184 metal Substances 0.000 claims description 35
- 229910021332 silicide Inorganic materials 0.000 claims description 26
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 26
- 239000010410 layer Substances 0.000 description 220
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 19
- 239000003989 dielectric material Substances 0.000 description 18
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 16
- 239000000463 material Substances 0.000 description 16
- 229910052710 silicon Inorganic materials 0.000 description 16
- 239000010703 silicon Substances 0.000 description 16
- 239000004065 semiconductor Substances 0.000 description 15
- 229910052814 silicon oxide Inorganic materials 0.000 description 15
- 238000005229 chemical vapour deposition Methods 0.000 description 12
- 229910052581 Si3N4 Inorganic materials 0.000 description 9
- 238000000231 atomic layer deposition Methods 0.000 description 8
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 8
- 230000002829 reductive effect Effects 0.000 description 8
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 8
- 239000010936 titanium Substances 0.000 description 8
- 238000000059 patterning Methods 0.000 description 7
- 229920002120 photoresistant polymer Polymers 0.000 description 7
- 238000000137 annealing Methods 0.000 description 6
- 239000010949 copper Substances 0.000 description 6
- 238000000206 photolithography Methods 0.000 description 6
- 238000005240 physical vapour deposition Methods 0.000 description 6
- 125000006850 spacer group Chemical group 0.000 description 6
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 5
- 238000001312 dry etching Methods 0.000 description 5
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 4
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 4
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 4
- 229910052796 boron Inorganic materials 0.000 description 4
- 229910052799 carbon Inorganic materials 0.000 description 4
- QLOAVXSYZAJECW-UHFFFAOYSA-N methane;molecular fluorine Chemical compound C.FF QLOAVXSYZAJECW-UHFFFAOYSA-N 0.000 description 4
- 229920000090 poly(aryl ether) Polymers 0.000 description 4
- 229920003209 poly(hydridosilsesquioxane) Polymers 0.000 description 4
- 229920000052 poly(p-xylylene) Polymers 0.000 description 4
- 229920001343 polytetrafluoroethylene Polymers 0.000 description 4
- 239000004810 polytetrafluoroethylene Substances 0.000 description 4
- 229910052715 tantalum Inorganic materials 0.000 description 4
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 4
- 229910052719 titanium Inorganic materials 0.000 description 4
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 3
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 239000011248 coating agent Substances 0.000 description 3
- 238000000576 coating method Methods 0.000 description 3
- 239000004020 conductor Substances 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 238000005137 deposition process Methods 0.000 description 3
- 229910044991 metal oxide Inorganic materials 0.000 description 3
- 150000004706 metal oxides Chemical class 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 3
- 229910010271 silicon carbide Inorganic materials 0.000 description 3
- 239000002356 single layer Substances 0.000 description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 3
- 229910052721 tungsten Inorganic materials 0.000 description 3
- 239000010937 tungsten Substances 0.000 description 3
- 238000001039 wet etching Methods 0.000 description 3
- 229910000838 Al alloy Inorganic materials 0.000 description 2
- 229910000673 Indium arsenide Inorganic materials 0.000 description 2
- 239000004642 Polyimide Substances 0.000 description 2
- 229910020776 SixNy Inorganic materials 0.000 description 2
- 239000004809 Teflon Substances 0.000 description 2
- 229920006362 Teflon® Polymers 0.000 description 2
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- HIVGXUNKSAJJDN-UHFFFAOYSA-N [Si].[P] Chemical compound [Si].[P] HIVGXUNKSAJJDN-UHFFFAOYSA-N 0.000 description 2
- UQZIWOQVLUASCR-UHFFFAOYSA-N alumane;titanium Chemical compound [AlH3].[Ti] UQZIWOQVLUASCR-UHFFFAOYSA-N 0.000 description 2
- 239000006117 anti-reflective coating Substances 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000005380 borophosphosilicate glass Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000005283 ground state Effects 0.000 description 2
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 239000011572 manganese Substances 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 125000002496 methyl group Chemical group [H]C([H])([H])* 0.000 description 2
- NFFIWVVINABMKP-UHFFFAOYSA-N methylidynetantalum Chemical compound [Ta]#C NFFIWVVINABMKP-UHFFFAOYSA-N 0.000 description 2
- 239000005360 phosphosilicate glass Substances 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 229920003229 poly(methyl methacrylate) Polymers 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- 229920000642 polymer Polymers 0.000 description 2
- 239000004926 polymethyl methacrylate Substances 0.000 description 2
- -1 polytetrafluoroethylene Polymers 0.000 description 2
- 229910021426 porous silicon Inorganic materials 0.000 description 2
- 238000004528 spin coating Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 229910003468 tantalcarbide Inorganic materials 0.000 description 2
- KXGFMDJXCMQABM-UHFFFAOYSA-N 2-methoxy-6-methylphenol Chemical compound [CH]OC1=CC=CC([CH])=C1O KXGFMDJXCMQABM-UHFFFAOYSA-N 0.000 description 1
- DKCRDQKHMMPWPG-UHFFFAOYSA-N 3-methylpiperidine-2,6-dione Chemical compound CC1CCC(=O)NC1=O DKCRDQKHMMPWPG-UHFFFAOYSA-N 0.000 description 1
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 1
- 229910005542 GaSb Inorganic materials 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 1
- PWHULOQIROXLJO-UHFFFAOYSA-N Manganese Chemical compound [Mn] PWHULOQIROXLJO-UHFFFAOYSA-N 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 229910008486 TiSix Inorganic materials 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 229910001080 W alloy Inorganic materials 0.000 description 1
- VQYPKWOGIPDGPN-UHFFFAOYSA-N [C].[Ta] Chemical compound [C].[Ta] VQYPKWOGIPDGPN-UHFFFAOYSA-N 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- IVHJCRXBQPGLOV-UHFFFAOYSA-N azanylidynetungsten Chemical compound [W]#N IVHJCRXBQPGLOV-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 238000005224 laser annealing Methods 0.000 description 1
- 230000000670 limiting effect Effects 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 229910052748 manganese Inorganic materials 0.000 description 1
- 229920003986 novolac Polymers 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 229920001568 phenolic resin Polymers 0.000 description 1
- 239000011295 pitch Substances 0.000 description 1
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 238000007517 polishing process Methods 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- VSZWPYCFIRKVQL-UHFFFAOYSA-N selanylidenegallium;selenium Chemical compound [Se].[Se]=[Ga].[Se]=[Ga] VSZWPYCFIRKVQL-UHFFFAOYSA-N 0.000 description 1
- 239000005368 silicate glass Substances 0.000 description 1
- HWEYZGSCHQNNEH-UHFFFAOYSA-N silicon tantalum Chemical compound [Si].[Ta] HWEYZGSCHQNNEH-UHFFFAOYSA-N 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 238000002791 soaking Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 1
- 229910021341 titanium silicide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7855—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with at least two independent gates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
- H01L21/743—Making of internal connections, substrate contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823821—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
- H01L27/0924—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41791—Source or drain electrodes for field effect devices for transistors with a horizontal current flow in a vertical sidewall, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
- H01L29/456—Ohmic electrodes on silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4983—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET with a lateral structure, e.g. a Polysilicon gate with a lateral doping variation or with a lateral composition variation or characterised by the sidewalls being composed of conductive, resistive or dielectric material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76814—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics post-treatment or after-treatment, e.g. cleaning or removal of oxides on underlying conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
- H01L21/76825—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. by exposing the layer to particle radiation, e.g. ion implantation, irradiation with UV light or electrons etc.
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
Definitions
- Semiconductor devices are used in a variety of electronic applications, such as personal computers, cell phones, digital cameras, and other electronic equipment. Semiconductor devices are typically fabricated by sequentially depositing insulating or dielectric layers, conductive layers, and semiconductive layers of material over a semiconductor substrate, and patterning the various material layers using lithography to form circuit components and elements thereon. Many integrated circuits are typically manufactured on a single semiconductor wafer, and individual dies on the wafer are singulated by sawing between the integrated circuits along a scribe line. The individual dies are typically packaged separately, in multi-chip modules, for example, or in other types of packaging.
- FinFETs are fabricated with a thin vertical “fin” (or fin structure) extending from a substrate.
- the channel of the FinFET is formed in this vertical fin.
- a gate is provided over the fin.
- FIGS. 1A-1H show perspective representations of various stages of forming a FinFET device structure, in accordance with some embodiments of the disclosure.
- FIG. 2 shows a top-view of FinFET device structure, in accordance with some embodiments of the disclosure.
- FIGS. 3A-3K show cross-sectional representations of various stages of forming the FinFET device structure after the structure of FIG. 111 , in accordance with some embodiments of the disclosure.
- FIGS. 4A-4C show cross-sectional representations of various stages of forming the FinFET device structure after the structure of FIG. 111 , in accordance with some embodiments of the disclosure.
- FIG. 5 shows a top-view of FinFET device structure after the first contact structure, the deep contact structure, and the S/D contact structure are formed, in accordance with some embodiments of the disclosure.
- first and second features are formed in direct contact
- additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
- present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- the fins may be patterned by any suitable method.
- the fins may be patterned using one or more photolithography processes, including double-patterning or multi-patterning processes.
- double-patterning or multi-patterning processes combine photolithography and self-aligned processes, allowing patterns to be created that have, for example, pitches smaller than what is otherwise obtainable using a single, direct photolithography process.
- a sacrificial layer is formed over a substrate and patterned using a photolithography process. Spacers are formed alongside the patterned sacrificial layer using a self-alignment process. The sacrificial layer is then removed, and the remaining spacers may then be used to pattern the fins.
- FIGS. 1A-1H show perspective representations of various stages of forming a FinFET device structure 100 , in accordance with some embodiments of the disclosure.
- a substrate 102 is provided.
- the substrate 102 includes a first region 10 and a second region 20 .
- the first region 10 is an active region
- the second region 20 is a peripheral region.
- the FinFET structure is formed in the first region 10 to perform some function
- the deep contact structure 184 (as shown in FIG. 3K ) is formed in the second region 20 for releasing electrons or charges accumulated in the substrate 102 .
- the substrate 102 may be made of silicon or other semiconductor materials. Alternatively or additionally, the substrate 102 may include other elementary semiconductor materials such as germanium. In some embodiments, the substrate 102 is a doped substrate. In some embodiments, the substrate 102 is a p-doped substrate. In some embodiments, the substrate 102 is made of a compound semiconductor such as silicon carbide, gallium arsenic, indium arsenide, or indium phosphide. In some embodiments, the substrate 102 is made of an alloy semiconductor such as silicon germanium, silicon germanium carbide, gallium arsenic phosphide, or gallium indium phosphide. In some embodiments, the substrate 102 includes an epitaxial layer. For example, the substrate 102 has an epitaxial layer overlying a bulk semiconductor.
- a dielectric layer 104 and a mask layer 106 are formed over the substrate 102 , and a photoresist layer 108 is formed over the mask layer 106 .
- the photoresist layer 108 is patterned by a patterning process.
- the patterning process includes a photolithography process and an etching process.
- the photolithography process includes photoresist coating (e.g., spin-on coating), soft baking, mask aligning, exposure, post-exposure baking, developing the photoresist, rinsing and drying (e.g., hard baking).
- the etching process may include a dry etching process or a wet etching process.
- the dielectric layer 104 is a buffer layer between the substrate 102 and the mask layer 106 .
- the dielectric layer 104 is used as a stop layer when the mask layer 106 is removed.
- the dielectric layer 104 may be made of silicon oxide.
- the mask layer 106 may be made of silicon oxide, silicon nitride, silicon oxynitride, or another applicable material. In some other embodiments, more than one mask layer 106 is formed over the dielectric layer 104 .
- the dielectric layer 104 and the mask layer 106 are formed by deposition processes, such as a chemical vapor deposition (CVD) process, a high-density plasma chemical vapor deposition (HDPCVD) process, a spin-on process, a sputtering process, or another applicable process.
- CVD chemical vapor deposition
- HDPCVD high-density plasma chemical vapor deposition
- spin-on process a spin-on process
- sputtering process or another applicable process.
- the dielectric layer 104 and the mask layer 106 are patterned by using the patterned photoresist layer 108 as a mask, in accordance with some embodiments. As a result, a patterned pad layer 104 and a patterned mask layer 106 are obtained. Afterwards, the patterned photoresist layer 108 is removed.
- an etching process is performed on the substrate 102 to form a fin structure 110 by using the patterned dielectric layer 104 and the patterned mask layer 106 as a mask.
- the etching process may be a dry etching process or a wet etching process.
- the substrate 102 is etched using a dry etching process.
- the dry etching process includes using a fluorine-based etchant gas, such as SF 6 , C x F y , NF 3 or a combination thereof.
- the etching process may be a time-controlled process, and continue until the fin structure 110 reaches a predetermined height.
- the fin structure 110 has a width that gradually increases from the top portion to the lower portion.
- an insulating layer 112 is formed to cover the fin structure 110 over the substrate 102 , in accordance with some embodiments.
- the insulating layer 112 is made of silicon oxide, silicon nitride, silicon oxynitride, fluoride-doped silicate glass (FSG), or another low-k dielectric material.
- the insulating layer 112 may be deposited by a chemical vapor deposition (CVD) process, a spin-on-glass process, or another applicable process.
- the insulating layer 112 is thinned or planarized to expose the top surface of the patterned mask layer 106 .
- the insulating layer 112 is thinned by a chemical mechanical polishing (CMP) process.
- CMP chemical mechanical polishing
- the isolation structure 114 may be a shallow trench isolation (STI) structure surrounding the fin structure 110 .
- a lower portion of the fin structure 110 is surrounded by the isolation structure 114 , and an upper portion of the fin structure 110 protrudes from the isolation structure 114 .
- a portion of the fin structure 110 is embedded in the isolation structure 114 .
- the isolation structure 114 prevents electrical interference and crosstalk.
- a dummy gate structure 120 is formed across the fin structure 110 and extends over the isolation structure 114 , in accordance with some embodiments.
- the dummy gate structure 120 includes a dummy gate dielectric layer 116 and a dummy gate electrode layer 118 formed over the dummy gate dielectric layer 116 .
- the gate spacer layers 122 are formed on opposite sidewall surfaces of the dummy gate structure 120 .
- the gate spacer layers 122 may be a single layer or multiple layers.
- the gate spacer layers 122 are made of low-k dielectric materials.
- the low-k dielectric materials has a dielectric constant (k value) is less than 4.
- Examples of low-k dielectric materials include, but are not limited to, fluorinated silica glass (FSG), carbon doped silicon oxide, amorphous fluorinated carbon, parylene, bis-benzocyclobutenes (BCB), or polyimide.
- the gate spacer layers 122 are made of an extreme low-k (ELK) dielectric material with a dielectric constant (k) less than about 2.5.
- ELK dielectric materials include carbon doped silicon oxide, amorphous fluorinated carbon, parylene, bis-benzocyclobutenes (BCB), polytetrafluoroethylene (PTFE) (Teflon), or silicon oxycarbide polymers (SiOC).
- ELK dielectric materials include a porous version of an existing dielectric material, such as hydrogen silsesquioxane (HSQ), porous methyl silsesquioxane (MSQ), porous polyarylether (PAE), porous SiLK, or porous silicon oxide (SiO 2 ).
- HSQ hydrogen silsesquioxane
- MSQ porous methyl silsesquioxane
- PAE porous polyarylether
- SiLK porous silicon oxide
- SiO 2 porous silicon oxide
- source/drain (S/D) structures 124 are formed over the fin structure 110 .
- portions of the fin structure 110 adjacent to the dummy gate structure 120 are recessed to form recesses at two sides of the fin structure 110 , and a strained material is grown in the recesses by an epitaxial (epi) process to form the S/D structures 124 .
- the lattice constant of the strained material may be different from the lattice constant of the substrate 102 .
- the S/D structures 124 include Ge, SiGe, InAs, InGaAs, InSb, GaAs, GaSb, InAlP, InP, or the like.
- the source/drain epitaxial structures include an epitaxially grown silicon phosphor (epi SiP).
- epi SiP epitaxially grown silicon phosphor
- epitaxial source/drain structures include an epitaxially growing silicon germanium (SiGe).
- a contact etch stop layer (CESL) (not shown) is formed over the substrate 102 , and a first dielectric layer 128 is formed over the contact etch stop layer 126 .
- the first dielectric layer 128 is an inter-layer dielectric (ILD) layer.
- the CESL is made of silicon nitride, silicon oxynitride, and/or other applicable materials.
- the contact etch stop layer may be formed by plasma enhanced CVD, low-pressure CVD, ALD, or other applicable processes.
- the first dielectric layer 128 may include multilayers made of multiple dielectric materials, such as silicon oxide, silicon nitride, silicon oxynitride, tetraethoxysilane (TEOS), phosphosilicate glass (PSG), borophosphosilicate glass (BPSG), low-k dielectric material, and/or other applicable dielectric materials.
- low-k dielectric materials include, but are not limited to, fluorinated silica glass (FSG), carbon doped silicon oxide, amorphous fluorinated carbon, parylene, bis-benzocyclobutenes (BCB), or polyimide.
- the first dielectric layer 128 may be formed by chemical vapor deposition (CVD), physical vapor deposition, (PVD), atomic layer deposition (ALD), spin-on coating, or another applicable process.
- a polishing process is performed on the first dielectric layer 128 until the top surface of the dummy gate structure 120 is exposed.
- the first dielectric layer 128 is planarized by a chemical mechanical polishing (CMP) process.
- the dummy gate structure 120 is removed to form a trench 130 in the first dielectric layer 128 , in accordance with some embodiments.
- the dummy gate dielectric layer 116 and the dummy gate electrode layer 118 are removed by an etching process, such as a dry etching process or a wet etching process.
- the gate structures 140 includes a first gate structure G 1 , a second gate structure G 2 , a third gate structure G 3 and a fourth gate structure G 4 .
- Each of the gate structures 140 includes a gate dielectric layer 134 and a gate electrode layer 138 .
- the first gate structure G 1 and the second gate structure G 2 are formed over the fin structure 110 and the isolation structure 114 .
- the third gate structure G 3 and the fourth gate structure G 4 are formed over the isolation structure 114 .
- the gate dielectric layer 134 may be a single layer or multiple layers.
- the gate dielectric layer 134 is made of silicon oxide (SiOx), silicon nitride (SixNy), silicon oxynitride (SiON), dielectric material(s) with high dielectric constant (high-k), or a combination thereof.
- the gate dielectric layer 134 is deposited by a plasma enhanced chemical vapor deposition (PECVD) process or by a spin coating process.
- PECVD plasma enhanced chemical vapor deposition
- the gate electrode layer 138 is made of conductive material, such as aluminum (Al), copper (Cu), tungsten (W), titanium (Ti), tantalum (Ta), or other applicable materials.
- the gate electrode layer 138 includes a work function layer.
- the work function layer is made of metal material, and the metal material may include N-work-function metal or P-work-function metal.
- the N-work-function metal includes tungsten (W), copper (Cu), titanium (Ti), silver (Ag), aluminum (Al), titanium aluminum alloy (TiAl), titanium aluminum nitride (TiAlN), tantalum carbide (TaC), tantalum carbon nitride (TaCN), tantalum silicon nitride (TaSiN), manganese (Mn), zirconium (Zr) or a combination thereof.
- the P-work-function metal includes titanium nitride (TiN), tungsten nitride (WN), tantalum nitride (TaN), ruthenium (Ru) or a combination thereof.
- the gate electrode layer 138 is formed by a deposition process, such as chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), high density plasma CVD (HDPCVD), metal organic CVD (MOCVD), or plasma enhanced CVD (PECVD).
- CVD chemical vapor deposition
- PVD physical vapor deposition
- ALD atomic layer deposition
- HDPCVD high density plasma CVD
- MOCVD metal organic CVD
- PECVD plasma enhanced CVD
- a first etching stop layer 141 is formed over the gate structure 140 and over the first dielectric layer 128 , and a second dielectric layer 142 is formed over the first dielectric layer 128 , in accordance with some embodiments.
- the first etching stop layer 141 may be made of silicon nitride, silicon oxynitride, and/or other applicable materials.
- the first etching stop layer 141 may be formed by plasma enhanced CVD, low-pressure CVD, ALD, or other applicable processes.
- the second dielectric layer 142 may be a single layer or multiple layers.
- the second dielectric layer 142 is made of silicon oxide (SiOx), silicon nitride (SixNy), silicon oxynitride (SiON), dielectric material(s) with low dielectric constant (low-k), or combinations thereof.
- the second dielectric layer 142 is made of an extreme low-k (ELK) dielectric material with a dielectric constant (k) less than about 2.5.
- ELK extreme low-k
- ELK dielectric materials include carbon doped silicon oxide, amorphous fluorinated carbon, parylene, bis-benzocyclobutenes (BCB), polytetrafluoroethylene (PTFE) (Teflon), or silicon oxycarbide polymers (SiOC).
- ELK dielectric materials include a porous version of an existing dielectric material, such as hydrogen silsesquioxane (HSQ), porous methyl silsesquioxane (MSQ), porous polyarylether (PAE), porous SiLK, or porous silicon oxide (SiO 2 ).
- the second dielectric layer 142 is deposited by a plasma enhanced chemical vapor deposition (PECVD) process or by a spin coating process.
- PECVD plasma enhanced chemical vapor deposition
- FIG. 2 shows a top-view of FinFET device structure 100 , in accordance with some embodiments of the disclosure.
- the substrate 102 includes the first region 10 and the second region 20 .
- the substrate 102 includes a p-type substrate 102 a and a n-type substrate 102 b.
- a number of fin structures 110 are formed in the first region 10 of the substrate 102 .
- the first gate structure G 1 and the second gate structure G 2 are formed over the fin structure 110 and the isolation structure 114 .
- the third gate structure G 3 and the fourth gate structure G 4 are formed over the isolation structure 114 .
- FIGS. 3A-3K show cross-sectional representations of various stages of forming the FinFET device structure 100 after the structure of FIG. 1H , in accordance with some embodiments of the disclosure.
- FIG. 3A shows a cross-sectional representation taken along the line A-A′ of the FinFET device structure 100 in FIG. 2 .
- FIG. 3A shows a cross-sectional representation taken along the line A-A′ of the FinFET device structure 100 in FIG. 1H .
- the first etching stop layer 141 is formed over the first dielectric layer 128
- the second dielectric layer 142 is formed over the first etching stop layer 141 .
- a second etching stop layer 144 is formed over the second dielectric layer 142 , and a third dielectric layer 146 is formed over the second etching stop layer 144 , in accordance with some embodiments of the disclosure.
- a first PR structure 150 is a tri-layer structure which includes a first bottom anti-reflective coating (BARC) layer 154 , a first middle layer 156 and a first top layer 158 .
- first BARC layer 154 is made of silicon oxynitride (SiON), silicon rich oxide, or silicon oxycarbide (SiOC).
- first middle layer 156 is made of silicon nitride, silicon oxynitride or silicon oxide.
- first top layer 158 is made of Poly (methyl methacrylate) (PMMA), Poly (methyl glutarimide) (PMGI), Phenol formaldehyde resin (DNQ/Novolac) or SU-8.
- the first top layer 158 is patterned to form a patterned first top layer 158 , in accordance with some embodiments of the disclosure.
- first top layer 158 is patterned, a second etching process is performed on first middle layer 156 , first BARC layer 154 , the third dielectric layer 146 to form a first opening 157 , in accordance with some embodiments of the disclosure. As a result, the second etching stop layer 144 is exposed.
- the second etching stop layer 144 is etched, and the first PR structure 150 is removed, in accordance with some embodiments of the disclosure.
- the second dielectric layer 142 is exposed by the opening 157 .
- a second PR structure 160 is formed in the opening 157 and over the third dielectric layer 146 , in accordance with some embodiments of the disclosure.
- the second PR structure 160 is a tri-layer structure which includes a second bottom anti-reflective coating (BARC) layer 164 , a second middle layer 166 and a second top layer 168 .
- BARC bottom anti-reflective coating
- the materials and forming method of the second PR structure 160 are similar to that of the first PR structure 150 .
- the second top layer 168 is patterned to form a patterned top layer 168 , and then the second middle layer 166 , the second BARC layer 164 , the third dielectric layer 146 , the second etching stop layer 144 , the second dielectric layer 142 , the first etching stop layer 141 , and a portion of the first dielectric layer 128 are removed to form a second opening 167 , in accordance with some embodiments of the disclosure. Therefore, a portion of the first dielectric layer 128 is exposed by the second opening 167 .
- the second opening 167 is formed by performing an etching process.
- the etching process may include multiple etching operations.
- the second PR structure 160 is removed, in accordance with some embodiments of the disclosure.
- the first opening 157 is formed through the third dielectric layer 146 and the second etching stop layer 144 .
- the second opening 167 is formed through the third dielectric layer 146 , the second etching stop layer 144 , the second dielectric layer 142 , the first etching stop layer 141 , and a portion of the first dielectric layer 128 .
- a portion of the first dielectric layer 128 below the first opening 157 is etched to form the first trench 159 , and a portion of the first dielectric layer 128 and a portion of the isolation structure 114 are removed to form a second trench 169 , in accordance with some embodiments of the disclosure. Therefore, the first opening 157 is elongated to form the first trench 159 , and the second opening 167 is elongated to form the second trench 169 .
- the first dielectric layer 128 is exposed by the first trench 159 , and the substrate 102 is exposed by the second trench 169 .
- the first trench 159 is through the second etching stop layer 144 , the second dielectric layer 142 , the first etching stop layer 141 and a portion of the first dielectric layer 128 .
- the second trench 169 is through the second etching stop layer 144 , the second dielectric layer 142 , the first etching stop layer 141 , the first dielectric layer 128 and the isolation structure 114 .
- the second trench 169 has a first depth D 1 which is measured from the top surface of the second dielectric layer 142 to the top surface of the substrate 102 .
- the first trench 159 has a second depth D 2 which is measured from the top surface of the second dielectric layer 142 to the bottom surface of the first trench 159 .
- the first depth D 1 is greater than the second depth D 2 .
- the second etching stop layer 144 may be etched, and therefore the thickness of the second etching stop layer 144 may be decreased from a first thickness H 1 to a second thickness H 2 . Afterwards, the second etching stop layer 144 have been removed by an etching process.
- an ion implantation process 15 is performed on the exposed substrate 102 and the exposed first dielectric layer 128 , in accordance with some embodiments of the disclosure.
- a first doped region 172 is below the first trench 159
- a second doped region 174 is below the second trench 169 .
- the first doped region 172 and the second doped region 174 both are doped with p-type dopants, such as boron (B).
- the first doped region 172 and the second doped region 174 both are doped with boron (B), and the doping concentration of the boron is in a range from about 1E18 to about 1E24 atoms/cm 3 .
- the doping concentration of boron is in the above-mentioned range, the resistance between the deep contact structure 184 and the substrate 102 is effectively reduced.
- the second etching stop layer 144 is removed, and a metal silicide layer 176 is formed below the second trench 169 , in accordance with some embodiments of the disclosure.
- the metal silicide layer 176 is formed over the second doped region 174 and in direct contact with the second doped region 174 . In other words, the metal silicide layer 176 is embedded in the second doped region 174 .
- the fabrication method of the metal silicide layer 176 is described below.
- the metal layer (not shown) is formed first. Afterwards, the metal layer reacts with the silicon in the substrate 102 to form the metal silicide layer 176 during the annealing process.
- the metal layer may be made of titanium (Ti), tantalum (Ta), or another applicable material.
- the metal layer is made of titanium (Ti), and the metal silicide layer 176 is made of titanium silicide (TiSix).
- the metal layer is made of tantalum (Ta), and the metal silicide layer 176 is made of or tantalum silicide (TaSix).
- the annealing process may be a thermal soaking process, a spike annealing process, a flash annealing process, or a laser annealing process.
- the annealing process is operated at a temperature in a range from about 750 degrees to about 1100 degrees.
- the annealing process is operated for a period of time in a range from about 10 ⁇ s to about 10 ms.
- a conductive material is filled into the first trench 159 to form a first contact structure 182 and into the second trench 169 to form a deep contact structure 184 , in accordance with some embodiments of the disclosure.
- the first contact structure 182 is configured to act as internal electrical connections.
- the deep contact structure 184 is formed to provide a conductive path to release the charges which accumulate in the substrate 102 .
- the bottommost surface of the deep contact structure 184 is in direct physical contact with a topmost surface of the substrate 102 .
- the deep contact structure 184 is through the second dielectric layer 142 , the first etching stop layer 141 , the first dielectric layer 128 and the isolation structure 114 .
- the deep contact structure 184 is in direct contact with the substrate 102 .
- the deep contact structure 184 is electrically connected to the substrate 102 through the metal silicide layer 176 and the doped region 174 .
- the deep contact structure 184 is coupled to a ground voltage to release the electrons from the substrate 102 to the ground state.
- the substrate 102 is made of semiconductor material
- the metal silicide layer 176 is made of metal material, and therefore a barrier is between the semiconductor material and the metal material. If no interface layer between the metal silicide layer 176 and the substrate 102 , there will exist at a junction between the metal silicide layer 176 and the substrate 102 .
- the doped region 174 is configured to act as an interface layer to reduce contact resistance (Rcsd) between the metal silicide layer 176 and the substrate 102 .
- the deep contact structure 184 is through the multiple dielectric layer and the isolation structure 114 without passing through a fin structure and an epitaxial layer.
- the electrons accumulated in the substrate 102 are effectively released through the deep contact structure 184 . Therefore, the contact resistance between the deep contact structure 184 and the substrate 102 is reduced.
- the contact resistance between the deep contact structure 184 and the substrate 102 is further reduced by the second doped region 174 and the metal silicide layer 176 .
- CMOS Complementary Metal-Oxide Semiconductor
- NMOS N-type Metal-Oxide Semiconductor device
- PMOS P-type Metal-Oxide Semiconductor device
- the first contact structure 182 and the deep contact structure 184 may be made of tungsten (W), tungsten alloy, aluminum (Al), aluminum alloy, copper (Cu) or copper alloy.
- the first contact structure 182 and the second contact structure 184 may be formed by a deposition process, such as a chemical vapor deposition (CVD) process, physical vapor deposition (PVD) process, atomic layer deposition (ALD) process, plating process or another application process.
- CVD chemical vapor deposition
- PVD physical vapor deposition
- ALD atomic layer deposition
- the deep contact structure 184 has a first depth D 1
- the first contact structure 182 has a second depth D 2 .
- the first depth D 1 is greater than the second depth D 2 .
- the bottom surface of the first contact structure 182 is higher than the bottom surface of the deep contact structure 184 .
- FIGS. 4A-4C show cross-sectional representations of various stages of forming the FinFET device structure 100 after the structure of FIG. 1H , in accordance with some embodiments of the disclosure. Some processes and materials used to form the FinFET device structure in FIGS. 4A-4C are similar to, or the same as, those used to form the FinFET device structure FIGS. 3A-3K and are not repeated herein
- FIG. 4A shows a cross-sectional representation taken along the line B-B′ of the FinFET device structure 100 in FIG. 2 , in accordance with some embodiments of the disclosure.
- the first gate structure G 1 is formed over the fin structure 110 .
- the source/drain (S/D) structures 124 are formed in the fin structure 110 .
- the source/drain (S/D) structures 124 are made of silicon-phosphorus (SiP), SiC or SiCP epitaxial material.
- the SiP, SiC or SiCP can be used in the recessed areas to create tensile stress in the channel of NMOS, since the lattice constant of SiP is smaller than that of silicon.
- the gate dielectric layer 134 has an uneven bottom surface including a first part and a second part. The first part is directly formed on the fin structure 110 , and the second part is directly formed on the isolation structure 114 . The bottom surface of the first part is higher than the bottom surface of the second part.
- the first trench 159 , the second trench 169 and the third trench 179 are formed in the first dielectric layer 128 , in accordance with some embodiments of the disclosure.
- the first trench 159 is between the second trench 169 and the third trench 179 .
- the first trench 159 is between the second gate structure G 2 and the third gate structure G 3
- the second trench 169 is between the third gate structure G 3 and the fourth gate structure G 4
- the third trench 179 is between the first gate structure G 1 and the second structure G 2 .
- the first trench 159 is through the second etching stop layer 144 , the second dielectric layer 142 , the first etching stop layer 141 and a portion of the first dielectric layer 128 .
- the second trench 169 is through the second etching stop layer 144 , the second dielectric layer 142 , the first etching stop layer 141 , the first dielectric layer 128 and the isolation structure 114 .
- the third trench 179 is through the second etching stop layer 144 , the second dielectric layer 142 , the first etching stop layer 141 and the first dielectric layer 128 .
- the source/drain (S/D) structures 124 are exposed by the third trench 179 .
- an ion implantation process (not shown) is performed to form the first doped region 172 below the first trench 159 , the second doped region 174 below the second trench 169 , and a third doped region 175 below the third trench 179 , in accordance with some embodiments of the disclosure.
- the metal silicide layer 176 is formed in the second doped region 174 , and a metal silicide layer 186 is formed in the third doped region 175 .
- the metal silicide layer 176 is embedded in the second doped region 174 .
- the metal silicide layer 186 is embedded in the third doped region 175 .
- a conductive material is filled into the first trench 159 to form the first contact structure 182 , and into the second trench 169 to form the deep contact structure 184 , and into the third trench 179 to form the S/D contact structure 188 , respectively.
- the bottom surface of the deep contact structure 184 is lower than the bottom surface of the first contact structure 182 .
- the bottom surface of the first contact structure 182 is lower than the bottom surface of the S/D contact structure 188 .
- the bottom surface of the S/D contact structure 188 is higher than the bottom surface of the first contact structure 182
- the bottom surface of the first contact structure 182 is higher than the bottom surface of the deep contact structure 184 .
- the deep contact structure 184 has a first depth D 1 along a vertical direction, and the first contact structure 182 has a second depth D 2 along a vertical direction.
- the third contact structure has a third depth D 3 along a vertical direction.
- the first depth D 1 is greater than the second depth D 2
- the second depth D 2 is greater than the third depth D 3
- the second depth D 2 is substantially equal than the third depth D 3 .
- the deep contact structure 184 is through the first dielectric layer 128 and the isolation structure 114 without passing through any epitaxial layer, and therefore the contact resistance (Rcsd) is well reduced.
- FIG. 5 shows a top-view of FinFET device structure 100 after the first contact structure 182 , the deep contact structure 184 , and the S/D contact structure 188 are formed, in accordance with some embodiments of the disclosure.
- FIG. 4C shows a cross-sectional representation taken along the line B-B′ of the FinFET device structure 100 in FIG. 5 , in accordance with some embodiments of the disclosure.
- FIG. 3K shows a cross-sectional representation taken along the line A-A′ of the FinFET device structure 100 in FIG. 5 , in accordance with some embodiments of the disclosure.
- the substrate 102 includes a p-type substrate 102 a and a n-type substrate 102 b .
- the substrate 102 includes the first region 10 and the second region 20 .
- a NMOS device 30 is formed over the first region 10 of the p-type substrate 102 a
- a PMOS device 40 and a second NMOS device 50 are formed over the first region 10 of the n-type substrate 102 b .
- the first region 10 is the active region.
- the deep contact structure 184 is formed over the second region 20 of the p-type substrate 102 a
- the second region 20 is a peripheral region.
- the deep contact structure 184 in the non-active region is configured to transfer the unwanted electrons to a ground to prevent the “latch-up” problem.
- the gate structures G 1 , G 2 , G 3 and G 4 and the contact structures 182 , 184 and 188 are arranged alternately.
- the S/D contact structure 188 is between the first gate structure G 1 and the second gate structure G 2 .
- the first contact structure 182 is between the second gate structure G 2 and the third gate structure G 3 .
- the deep contact structure 184 is between the third gate structure G 3 and the fourth gate structure G 4 .
- a via 190 is formed on the deep contact structure 184 to connect to a ground voltage.
- the deep contact structure 184 is coupled to a ground voltage through the via 19 . It should be noted that the deep contact structure 184 formed over the p-type substrate 102 a to use as a p well pickup device.
- the number of the deep contact structure 184 is not limited to two. The number of the deep contact structure 184 can be adjusted according to the actual application.
- the deep contact structure 184 is used in a memory device, such as static random access memory (SRAM) or dynamic RAM (DRAM). In some other embodiments, the deep contact structure 184 is used in other device with the p-type substrate 102 a and the n-type substrate 102 b.
- SRAM static random access memory
- DRAM dynamic RAM
- the deep contact structure 184 is through multiple layers and in direct contact with the substrate 102 , and therefore the electrons can be transferred to the ground state through the deep contact structure 184 without passing through a fin structure and an epitaxial layer.
- the deep contact structure 184 is electrically connected to the substrate 102 though the second doped region 174 and the metal silicide layer 176 , and therefore the contact resistance between the deep contact structure 184 and the substrate 102 is further reduced.
- Embodiments for forming a FinFET device structure and method for formation the same are provided.
- a substrate having the active region and the peripheral region are provided.
- the fin structure is formed in the active region, and isolation structure is formed over the substrate.
- the first dielectric layer is formed on the isolation structure, and the gate structure is formed over the fin structure and in the first dielectric layer.
- a deep contact structure is through the first dielectric layer and the isolation structure.
- the deep contact structure is electrically connected to the substrate for releasing electrons or charges accumulated in the substrate. Since the deep contact structure is in direct contact with the substrate without passing through any fin structure or any epitaxial layer, the contact resistance between the deep contact structure and the substrate is reduced. Therefore, the performance of the FinFET device structure is reduced.
- a FinFET device structure in some embodiments, includes an isolation structure formed over a substrate, and a gate structure formed over the isolation structure.
- the FinFET device structure includes a first dielectric layer formed over the isolation structure and adjacent to the gate structure and a source/drain (S/D) contact structure formed in the first dielectric layer.
- the FinFET device structure also includes a deep contact structure formed through the first dielectric layer and adjacent to the S/D contact structure. The deep contact structure is through the isolation structure, and a bottom surface of the S/D contact structure is higher than a bottom surface of the deep contact structure.
- a FinFET device structure in some embodiments, includes a substrate having a first region and a second region and an isolation structure formed over the substrate.
- the FinFET device structure further includes a fin structure formed in the first region of the substrate and a first dielectric layer formed over the fin structure and the isolation structure in the first region and the second region.
- the FinFET device structure also includes a first gate structure formed over the fin structure in the first region of the substrate and a second gate structure formed over the isolation structure in the second region of the substrate.
- the FinFET device structure includes a deep contact structure between the first gate structure and the second gate structure, and the deep contact structure is through the first dielectric layer and the isolation structure.
- a method for forming a FinFET device structure includes forming an isolation structure over a substrate and forming a first dielectric layer over the isolation structure.
- the method includes forming a gate structure in the first dielectric layer and forming a deep trench through the first dielectric layer and the isolation structure.
- the method also includes forming an S/D trench in the first dielectric layer and filling a metal material in the deep trench and the S/D trench to form a deep contact structure and the S/D contact structure.
- a bottom surface of the S/D contact structure is higher than a bottom surface of the deep contact structure.
- a method for forming a FinFET device structure includes forming an isolation structure over a substrate, and forming a first dielectric layer over the isolation structure. The method also includes forming a gate structure in the first dielectric layer, and forming a first trench in the first dielectric layer, wherein the first trench has a first depth. The method further includes forming a second trench through the first dielectric layer and the isolation structure, and the second trench has a second depth, and the second depth is greater than the first depth. The method includes forming a first doped region below the first trench, and forming a second doped region below the second trench. The method includes forming a first contact structure in the first trench, and forming a deep contact structure in the second trench. The bottom surface of the deep contact structure is lower than a bottom surface of the gate structure.
- a method for forming a FinFET device structure includes forming an isolation structure over a substrate, and forming a first dielectric layer over the isolation structure.
- the method includes forming a first gate structure in the first dielectric layer, and forming a S/D structure adjacent to the first gate structure.
- the method further includes forming a first trench in the first dielectric layer, and the S/D structure is exposed by the first trench.
- the method includes forming a second trench through the first dielectric layer, and the first dielectric layer is exposed by the second trench.
- the method includes forming a third trench through the first dielectric layer and the isolation structure, and a top surface of the substrate is exposed by the third trench.
- the method further includes forming a S/D contact structure in the first trench, and forming a middle contact structure in the second trench.
- the method includes forming a deep contact structure in the third trench.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Thin Film Transistor (AREA)
Abstract
A method for forming a FinFET device structure and method for forming the same is provided. The method includes forming an isolation structure over a substrate and forming a first dielectric layer over the isolation structure. The method includes forming a gate structure in the first dielectric layer and forming a deep trench through the first dielectric layer and the isolation structure. The method also includes forming an S/D trench in the first dielectric layer and filling a metal material in the deep trench and the S/D trench to form a deep contact structure and the S/D contact structure. A bottom surface of the S/D contact structure is higher than a bottom surface of the deep contact structure.
Description
- This application is a Divisional of pending U.S. patent application Ser. No. 16/432,594, filed Jun. 5, 2019, which claims the benefit of U.S. Provisional Application No. 62/718,803, filed on Aug. 14, 2018, and entitled “Fin field effect transistor (FinFET) device structure and method for forming the same”, the entirety of which is incorporated by reference herein.
- Semiconductor devices are used in a variety of electronic applications, such as personal computers, cell phones, digital cameras, and other electronic equipment. Semiconductor devices are typically fabricated by sequentially depositing insulating or dielectric layers, conductive layers, and semiconductive layers of material over a semiconductor substrate, and patterning the various material layers using lithography to form circuit components and elements thereon. Many integrated circuits are typically manufactured on a single semiconductor wafer, and individual dies on the wafer are singulated by sawing between the integrated circuits along a scribe line. The individual dies are typically packaged separately, in multi-chip modules, for example, or in other types of packaging.
- As the semiconductor industry has progressed into nanometer technology process nodes in pursuit of higher device density, higher performance, and lower costs, challenges from both fabrication and design issues have resulted in the development of three-dimensional designs, such as the fin field effect transistor (FinFET). FinFETs are fabricated with a thin vertical “fin” (or fin structure) extending from a substrate. The channel of the FinFET is formed in this vertical fin. A gate is provided over the fin. The advantages of a FinFET may include reducing the short channel effect and providing a higher current flow.
- Although existing FinFET devices and methods of fabricating FinFET devices have generally been adequate for their intended purposes, they have not been entirely satisfactory in all respects.
- Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It should be noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
-
FIGS. 1A-1H show perspective representations of various stages of forming a FinFET device structure, in accordance with some embodiments of the disclosure. -
FIG. 2 shows a top-view of FinFET device structure, in accordance with some embodiments of the disclosure. -
FIGS. 3A-3K show cross-sectional representations of various stages of forming the FinFET device structure after the structure ofFIG. 111 , in accordance with some embodiments of the disclosure. -
FIGS. 4A-4C show cross-sectional representations of various stages of forming the FinFET device structure after the structure ofFIG. 111 , in accordance with some embodiments of the disclosure. -
FIG. 5 shows a top-view of FinFET device structure after the first contact structure, the deep contact structure, and the S/D contact structure are formed, in accordance with some embodiments of the disclosure. - The following disclosure provides many different embodiments, or examples, for implementing different features of the subject matter provided. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- Some variations of the embodiments are described. Throughout the various views and illustrative embodiments, like reference numbers are used to designate like elements. It should be understood that additional operations can be provided before, during, and after the method, and some of the operations described can be replaced or eliminated for other embodiments of the method.
- The fins may be patterned by any suitable method. For example, the fins may be patterned using one or more photolithography processes, including double-patterning or multi-patterning processes. Generally, double-patterning or multi-patterning processes combine photolithography and self-aligned processes, allowing patterns to be created that have, for example, pitches smaller than what is otherwise obtainable using a single, direct photolithography process. For example, in one embodiment, a sacrificial layer is formed over a substrate and patterned using a photolithography process. Spacers are formed alongside the patterned sacrificial layer using a self-alignment process. The sacrificial layer is then removed, and the remaining spacers may then be used to pattern the fins.
- Embodiments for forming a fin field effect transistor (FinFET) device structure are provided.
FIGS. 1A-1H show perspective representations of various stages of forming aFinFET device structure 100, in accordance with some embodiments of the disclosure. - Referring to
FIG. 1A , asubstrate 102 is provided. Thesubstrate 102 includes afirst region 10 and asecond region 20. In some embodiments, thefirst region 10 is an active region, and thesecond region 20 is a peripheral region. The FinFET structure is formed in thefirst region 10 to perform some function, and the deep contact structure 184 (as shown inFIG. 3K ) is formed in thesecond region 20 for releasing electrons or charges accumulated in thesubstrate 102. - The
substrate 102 may be made of silicon or other semiconductor materials. Alternatively or additionally, thesubstrate 102 may include other elementary semiconductor materials such as germanium. In some embodiments, thesubstrate 102 is a doped substrate. In some embodiments, thesubstrate 102 is a p-doped substrate. In some embodiments, thesubstrate 102 is made of a compound semiconductor such as silicon carbide, gallium arsenic, indium arsenide, or indium phosphide. In some embodiments, thesubstrate 102 is made of an alloy semiconductor such as silicon germanium, silicon germanium carbide, gallium arsenic phosphide, or gallium indium phosphide. In some embodiments, thesubstrate 102 includes an epitaxial layer. For example, thesubstrate 102 has an epitaxial layer overlying a bulk semiconductor. - Afterwards, a
dielectric layer 104 and amask layer 106 are formed over thesubstrate 102, and aphotoresist layer 108 is formed over themask layer 106. Thephotoresist layer 108 is patterned by a patterning process. The patterning process includes a photolithography process and an etching process. The photolithography process includes photoresist coating (e.g., spin-on coating), soft baking, mask aligning, exposure, post-exposure baking, developing the photoresist, rinsing and drying (e.g., hard baking). The etching process may include a dry etching process or a wet etching process. - The
dielectric layer 104 is a buffer layer between thesubstrate 102 and themask layer 106. In addition, thedielectric layer 104 is used as a stop layer when themask layer 106 is removed. Thedielectric layer 104 may be made of silicon oxide. Themask layer 106 may be made of silicon oxide, silicon nitride, silicon oxynitride, or another applicable material. In some other embodiments, more than onemask layer 106 is formed over thedielectric layer 104. - The
dielectric layer 104 and themask layer 106 are formed by deposition processes, such as a chemical vapor deposition (CVD) process, a high-density plasma chemical vapor deposition (HDPCVD) process, a spin-on process, a sputtering process, or another applicable process. - As shown in
FIG. 1B , after thephotoresist layer 108 is patterned, thedielectric layer 104 and themask layer 106 are patterned by using the patternedphotoresist layer 108 as a mask, in accordance with some embodiments. As a result, a patternedpad layer 104 and apatterned mask layer 106 are obtained. Afterwards, the patternedphotoresist layer 108 is removed. - Next, an etching process is performed on the
substrate 102 to form afin structure 110 by using the patterneddielectric layer 104 and the patternedmask layer 106 as a mask. The etching process may be a dry etching process or a wet etching process. - In some embodiments, the
substrate 102 is etched using a dry etching process. The dry etching process includes using a fluorine-based etchant gas, such as SF6, CxFy, NF3 or a combination thereof. The etching process may be a time-controlled process, and continue until thefin structure 110 reaches a predetermined height. In some other embodiments, thefin structure 110 has a width that gradually increases from the top portion to the lower portion. - As shown in
FIG. 1C , after thefin structure 110 is formed, an insulatinglayer 112 is formed to cover thefin structure 110 over thesubstrate 102, in accordance with some embodiments. - In some embodiments, the insulating
layer 112 is made of silicon oxide, silicon nitride, silicon oxynitride, fluoride-doped silicate glass (FSG), or another low-k dielectric material. The insulatinglayer 112 may be deposited by a chemical vapor deposition (CVD) process, a spin-on-glass process, or another applicable process. - Afterwards, the insulating
layer 112 is thinned or planarized to expose the top surface of the patternedmask layer 106. In some embodiments, the insulatinglayer 112 is thinned by a chemical mechanical polishing (CMP) process. Afterwards, the patterneddielectric layer 104 and the patternedmask layer 106 are removed. - Afterwards, as shown in
FIG. 1D , a portion of the insulatinglayer 112 is removed to form anisolation structure 114, in accordance with some embodiments. Theisolation structure 114 may be a shallow trench isolation (STI) structure surrounding thefin structure 110. A lower portion of thefin structure 110 is surrounded by theisolation structure 114, and an upper portion of thefin structure 110 protrudes from theisolation structure 114. In other words, a portion of thefin structure 110 is embedded in theisolation structure 114. Theisolation structure 114 prevents electrical interference and crosstalk. - Afterwards, as shown in
FIG. 1E , adummy gate structure 120 is formed across thefin structure 110 and extends over theisolation structure 114, in accordance with some embodiments. In some embodiments, thedummy gate structure 120 includes a dummygate dielectric layer 116 and a dummygate electrode layer 118 formed over the dummygate dielectric layer 116. After thedummy gate structure 120 is formed, the gate spacer layers 122 are formed on opposite sidewall surfaces of thedummy gate structure 120. The gate spacer layers 122 may be a single layer or multiple layers. - In order to improve the speed of the
FinFET device structure 100, the gate spacer layers 122 are made of low-k dielectric materials. In some embodiments, the low-k dielectric materials has a dielectric constant (k value) is less than 4. Examples of low-k dielectric materials include, but are not limited to, fluorinated silica glass (FSG), carbon doped silicon oxide, amorphous fluorinated carbon, parylene, bis-benzocyclobutenes (BCB), or polyimide. - In some other embodiments, the gate spacer layers 122 are made of an extreme low-k (ELK) dielectric material with a dielectric constant (k) less than about 2.5. In some embodiments, ELK dielectric materials include carbon doped silicon oxide, amorphous fluorinated carbon, parylene, bis-benzocyclobutenes (BCB), polytetrafluoroethylene (PTFE) (Teflon), or silicon oxycarbide polymers (SiOC). In some embodiments, ELK dielectric materials include a porous version of an existing dielectric material, such as hydrogen silsesquioxane (HSQ), porous methyl silsesquioxane (MSQ), porous polyarylether (PAE), porous SiLK, or porous silicon oxide (SiO2).
- Afterwards, source/drain (S/D)
structures 124 are formed over thefin structure 110. In some embodiments, portions of thefin structure 110 adjacent to thedummy gate structure 120 are recessed to form recesses at two sides of thefin structure 110, and a strained material is grown in the recesses by an epitaxial (epi) process to form the S/D structures 124. In addition, the lattice constant of the strained material may be different from the lattice constant of thesubstrate 102. In some embodiments, the S/D structures 124 include Ge, SiGe, InAs, InGaAs, InSb, GaAs, GaSb, InAlP, InP, or the like. In some embodiments, when an N-type MOS (NMOS) device is desired, the source/drain epitaxial structures include an epitaxially grown silicon phosphor (epi SiP). Alternatively, when a P-type MOS (PMOS) device is desired, epitaxial source/drain structures include an epitaxially growing silicon germanium (SiGe). - After the source/drain (S/D)
structures 124 are formed, a contact etch stop layer (CESL) (not shown) is formed over thesubstrate 102, and a firstdielectric layer 128 is formed over the contact etch stop layer 126. Thefirst dielectric layer 128 is an inter-layer dielectric (ILD) layer. In some other embodiments, the CESL is made of silicon nitride, silicon oxynitride, and/or other applicable materials. The contact etch stop layer may be formed by plasma enhanced CVD, low-pressure CVD, ALD, or other applicable processes. - The
first dielectric layer 128 may include multilayers made of multiple dielectric materials, such as silicon oxide, silicon nitride, silicon oxynitride, tetraethoxysilane (TEOS), phosphosilicate glass (PSG), borophosphosilicate glass (BPSG), low-k dielectric material, and/or other applicable dielectric materials. Examples of low-k dielectric materials include, but are not limited to, fluorinated silica glass (FSG), carbon doped silicon oxide, amorphous fluorinated carbon, parylene, bis-benzocyclobutenes (BCB), or polyimide. Thefirst dielectric layer 128 may be formed by chemical vapor deposition (CVD), physical vapor deposition, (PVD), atomic layer deposition (ALD), spin-on coating, or another applicable process. - Afterwards, a polishing process is performed on the
first dielectric layer 128 until the top surface of thedummy gate structure 120 is exposed. In some embodiments, thefirst dielectric layer 128 is planarized by a chemical mechanical polishing (CMP) process. - Afterwards, as shown in
FIG. 1F , thedummy gate structure 120 is removed to form atrench 130 in thefirst dielectric layer 128, in accordance with some embodiments. The dummygate dielectric layer 116 and the dummygate electrode layer 118 are removed by an etching process, such as a dry etching process or a wet etching process. - Next, as shown in
FIG. 1G , a number ofgate structures 140 are formed in thetrench 130, in accordance with some embodiments. Thegate structures 140 includes a first gate structure G1, a second gate structure G2, a third gate structure G3 and a fourth gate structure G4. Each of thegate structures 140 includes agate dielectric layer 134 and agate electrode layer 138. The first gate structure G1 and the second gate structure G2 are formed over thefin structure 110 and theisolation structure 114. The third gate structure G3 and the fourth gate structure G4 are formed over theisolation structure 114. - The
gate dielectric layer 134 may be a single layer or multiple layers. Thegate dielectric layer 134 is made of silicon oxide (SiOx), silicon nitride (SixNy), silicon oxynitride (SiON), dielectric material(s) with high dielectric constant (high-k), or a combination thereof. In some embodiments, thegate dielectric layer 134 is deposited by a plasma enhanced chemical vapor deposition (PECVD) process or by a spin coating process. - The
gate electrode layer 138 is made of conductive material, such as aluminum (Al), copper (Cu), tungsten (W), titanium (Ti), tantalum (Ta), or other applicable materials. In some embodiments, thegate electrode layer 138 includes a work function layer. The work function layer is made of metal material, and the metal material may include N-work-function metal or P-work-function metal. The N-work-function metal includes tungsten (W), copper (Cu), titanium (Ti), silver (Ag), aluminum (Al), titanium aluminum alloy (TiAl), titanium aluminum nitride (TiAlN), tantalum carbide (TaC), tantalum carbon nitride (TaCN), tantalum silicon nitride (TaSiN), manganese (Mn), zirconium (Zr) or a combination thereof. The P-work-function metal includes titanium nitride (TiN), tungsten nitride (WN), tantalum nitride (TaN), ruthenium (Ru) or a combination thereof. - The
gate electrode layer 138 is formed by a deposition process, such as chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), high density plasma CVD (HDPCVD), metal organic CVD (MOCVD), or plasma enhanced CVD (PECVD). - Next, as shown in
FIG. 1H , a firstetching stop layer 141 is formed over thegate structure 140 and over thefirst dielectric layer 128, and asecond dielectric layer 142 is formed over thefirst dielectric layer 128, in accordance with some embodiments. - The first
etching stop layer 141 may be made of silicon nitride, silicon oxynitride, and/or other applicable materials. The firstetching stop layer 141 may be formed by plasma enhanced CVD, low-pressure CVD, ALD, or other applicable processes. Thesecond dielectric layer 142 may be a single layer or multiple layers. Thesecond dielectric layer 142 is made of silicon oxide (SiOx), silicon nitride (SixNy), silicon oxynitride (SiON), dielectric material(s) with low dielectric constant (low-k), or combinations thereof. In some embodiments, thesecond dielectric layer 142 is made of an extreme low-k (ELK) dielectric material with a dielectric constant (k) less than about 2.5. In some embodiments, ELK dielectric materials include carbon doped silicon oxide, amorphous fluorinated carbon, parylene, bis-benzocyclobutenes (BCB), polytetrafluoroethylene (PTFE) (Teflon), or silicon oxycarbide polymers (SiOC). In some embodiments, ELK dielectric materials include a porous version of an existing dielectric material, such as hydrogen silsesquioxane (HSQ), porous methyl silsesquioxane (MSQ), porous polyarylether (PAE), porous SiLK, or porous silicon oxide (SiO2). In some embodiments, thesecond dielectric layer 142 is deposited by a plasma enhanced chemical vapor deposition (PECVD) process or by a spin coating process. -
FIG. 2 shows a top-view ofFinFET device structure 100, in accordance with some embodiments of the disclosure. Thesubstrate 102 includes thefirst region 10 and thesecond region 20. Thesubstrate 102 includes a p-type substrate 102 a and a n-type substrate 102 b. - A number of
fin structures 110 are formed in thefirst region 10 of thesubstrate 102. The first gate structure G1 and the second gate structure G2 are formed over thefin structure 110 and theisolation structure 114. The third gate structure G3 and the fourth gate structure G4 are formed over theisolation structure 114. -
FIGS. 3A-3K show cross-sectional representations of various stages of forming theFinFET device structure 100 after the structure ofFIG. 1H , in accordance with some embodiments of the disclosure.FIG. 3A shows a cross-sectional representation taken along the line A-A′ of theFinFET device structure 100 inFIG. 2 .FIG. 3A shows a cross-sectional representation taken along the line A-A′ of theFinFET device structure 100 inFIG. 1H . - As shown in
FIG. 3A , the firstetching stop layer 141 is formed over thefirst dielectric layer 128, and thesecond dielectric layer 142 is formed over the firstetching stop layer 141. - Afterwards, as shown in
FIG. 3B , a secondetching stop layer 144 is formed over thesecond dielectric layer 142, and a thirddielectric layer 146 is formed over the secondetching stop layer 144, in accordance with some embodiments of the disclosure. Next, afirst PR structure 150 is a tri-layer structure which includes a first bottom anti-reflective coating (BARC)layer 154, a firstmiddle layer 156 and a firsttop layer 158. In some embodiments,first BARC layer 154 is made of silicon oxynitride (SiON), silicon rich oxide, or silicon oxycarbide (SiOC). In some embodiments, firstmiddle layer 156 is made of silicon nitride, silicon oxynitride or silicon oxide. In some embodiments, firsttop layer 158 is made of Poly (methyl methacrylate) (PMMA), Poly (methyl glutarimide) (PMGI), Phenol formaldehyde resin (DNQ/Novolac) or SU-8. - Next, as shown in
FIG. 3C , the firsttop layer 158 is patterned to form a patterned firsttop layer 158, in accordance with some embodiments of the disclosure. - After first
top layer 158 is patterned, a second etching process is performed on firstmiddle layer 156,first BARC layer 154, the thirddielectric layer 146 to form afirst opening 157, in accordance with some embodiments of the disclosure. As a result, the secondetching stop layer 144 is exposed. - Subsequently, as shown in
FIG. 3D , the secondetching stop layer 144 is etched, and thefirst PR structure 150 is removed, in accordance with some embodiments of the disclosure. Thesecond dielectric layer 142 is exposed by theopening 157. - Afterwards, as shown in
FIG. 3E , asecond PR structure 160 is formed in theopening 157 and over the thirddielectric layer 146, in accordance with some embodiments of the disclosure. Thesecond PR structure 160 is a tri-layer structure which includes a second bottom anti-reflective coating (BARC)layer 164, a secondmiddle layer 166 and a secondtop layer 168. The materials and forming method of thesecond PR structure 160 are similar to that of thefirst PR structure 150. - Next, as shown in
FIG. 3F , the secondtop layer 168 is patterned to form a patternedtop layer 168, and then the secondmiddle layer 166, thesecond BARC layer 164, the thirddielectric layer 146, the secondetching stop layer 144, thesecond dielectric layer 142, the firstetching stop layer 141, and a portion of thefirst dielectric layer 128 are removed to form asecond opening 167, in accordance with some embodiments of the disclosure. Therefore, a portion of thefirst dielectric layer 128 is exposed by thesecond opening 167. Thesecond opening 167 is formed by performing an etching process. The etching process may include multiple etching operations. - Afterwards, as shown in
FIG. 3G , thesecond PR structure 160 is removed, in accordance with some embodiments of the disclosure. As a result, thefirst opening 157 is formed through the thirddielectric layer 146 and the secondetching stop layer 144. Thesecond opening 167 is formed through the thirddielectric layer 146, the secondetching stop layer 144, thesecond dielectric layer 142, the firstetching stop layer 141, and a portion of thefirst dielectric layer 128. - Afterwards, as shown in
FIG. 311 , a portion of thefirst dielectric layer 128 below thefirst opening 157 is etched to form thefirst trench 159, and a portion of thefirst dielectric layer 128 and a portion of theisolation structure 114 are removed to form asecond trench 169, in accordance with some embodiments of the disclosure. Therefore, thefirst opening 157 is elongated to form thefirst trench 159, and thesecond opening 167 is elongated to form thesecond trench 169. - The
first dielectric layer 128 is exposed by thefirst trench 159, and thesubstrate 102 is exposed by thesecond trench 169. Thefirst trench 159 is through the secondetching stop layer 144, thesecond dielectric layer 142, the firstetching stop layer 141 and a portion of thefirst dielectric layer 128. Thesecond trench 169 is through the secondetching stop layer 144, thesecond dielectric layer 142, the firstetching stop layer 141, thefirst dielectric layer 128 and theisolation structure 114. - The
second trench 169 has a first depth D1 which is measured from the top surface of thesecond dielectric layer 142 to the top surface of thesubstrate 102. Thefirst trench 159 has a second depth D2 which is measured from the top surface of thesecond dielectric layer 142 to the bottom surface of thefirst trench 159. In some embodiments, the first depth D1 is greater than the second depth D2. - Furthermore, the second
etching stop layer 144 may be etched, and therefore the thickness of the secondetching stop layer 144 may be decreased from a first thickness H1 to a second thickness H2. Afterwards, the secondetching stop layer 144 have been removed by an etching process. - Next, as shown in
FIG. 31 , anion implantation process 15 is performed on the exposedsubstrate 102 and the exposed firstdielectric layer 128, in accordance with some embodiments of the disclosure. - As a result, a first
doped region 172 is below thefirst trench 159, and a seconddoped region 174 is below thesecond trench 169. In some embodiments, the firstdoped region 172 and the seconddoped region 174 both are doped with p-type dopants, such as boron (B). In some embodiments, the firstdoped region 172 and the seconddoped region 174 both are doped with boron (B), and the doping concentration of the boron is in a range from about 1E18 to about 1E24 atoms/cm3. When the doping concentration of boron is in the above-mentioned range, the resistance between thedeep contact structure 184 and thesubstrate 102 is effectively reduced. - Next, as shown in
FIG. 3J , the secondetching stop layer 144 is removed, and ametal silicide layer 176 is formed below thesecond trench 169, in accordance with some embodiments of the disclosure. Themetal silicide layer 176 is formed over the seconddoped region 174 and in direct contact with the seconddoped region 174. In other words, themetal silicide layer 176 is embedded in the seconddoped region 174. - The fabrication method of the
metal silicide layer 176 is described below. The metal layer (not shown) is formed first. Afterwards, the metal layer reacts with the silicon in thesubstrate 102 to form themetal silicide layer 176 during the annealing process. The metal layer may be made of titanium (Ti), tantalum (Ta), or another applicable material. In some embodiments, the metal layer is made of titanium (Ti), and themetal silicide layer 176 is made of titanium silicide (TiSix). In some other embodiments, the metal layer is made of tantalum (Ta), and themetal silicide layer 176 is made of or tantalum silicide (TaSix). - The annealing process may be a thermal soaking process, a spike annealing process, a flash annealing process, or a laser annealing process. In some embodiments, the annealing process is operated at a temperature in a range from about 750 degrees to about 1100 degrees. In some embodiments, the annealing process is operated for a period of time in a range from about 10 μs to about 10 ms.
- Next, as shown in
FIG. 3K , a conductive material is filled into thefirst trench 159 to form afirst contact structure 182 and into thesecond trench 169 to form adeep contact structure 184, in accordance with some embodiments of the disclosure. Thefirst contact structure 182 is configured to act as internal electrical connections. Thedeep contact structure 184 is formed to provide a conductive path to release the charges which accumulate in thesubstrate 102. - The bottommost surface of the
deep contact structure 184 is in direct physical contact with a topmost surface of thesubstrate 102. Thedeep contact structure 184 is through thesecond dielectric layer 142, the firstetching stop layer 141, thefirst dielectric layer 128 and theisolation structure 114. Thedeep contact structure 184 is in direct contact with thesubstrate 102. Thedeep contact structure 184 is electrically connected to thesubstrate 102 through themetal silicide layer 176 and the dopedregion 174. Thedeep contact structure 184 is coupled to a ground voltage to release the electrons from thesubstrate 102 to the ground state. - It should be noted that the
substrate 102 is made of semiconductor material, themetal silicide layer 176 is made of metal material, and therefore a barrier is between the semiconductor material and the metal material. If no interface layer between themetal silicide layer 176 and thesubstrate 102, there will exist at a junction between themetal silicide layer 176 and thesubstrate 102. The dopedregion 174 is configured to act as an interface layer to reduce contact resistance (Rcsd) between themetal silicide layer 176 and thesubstrate 102. - It should be noted that the
deep contact structure 184 is through the multiple dielectric layer and theisolation structure 114 without passing through a fin structure and an epitaxial layer. The electrons accumulated in thesubstrate 102 are effectively released through thedeep contact structure 184. Therefore, the contact resistance between thedeep contact structure 184 and thesubstrate 102 is reduced. The contact resistance between thedeep contact structure 184 and thesubstrate 102 is further reduced by the seconddoped region 174 and themetal silicide layer 176. - Furthermore, the disclosure provides the
deep contact structure 184 through the multiple dielectric layers and theisolation structure 114 without passing through a fin structure and an epitaxial layer. Therefore, the “latch-up” issue is prevented. The “latch-up” is an adverse effect occurring in Complementary Metal-Oxide Semiconductor (CMOS) devices when a significant current flows through a Si substrate between N-type Metal-Oxide Semiconductor device (NMOS) and P-type Metal-Oxide Semiconductor device (PMOS) parts of CMOS structure and degrades its performance - The
first contact structure 182 and thedeep contact structure 184 may be made of tungsten (W), tungsten alloy, aluminum (Al), aluminum alloy, copper (Cu) or copper alloy. Thefirst contact structure 182 and thesecond contact structure 184 may be formed by a deposition process, such as a chemical vapor deposition (CVD) process, physical vapor deposition (PVD) process, atomic layer deposition (ALD) process, plating process or another application process. - The
deep contact structure 184 has a first depth D1, and thefirst contact structure 182 has a second depth D2. The first depth D1 is greater than the second depth D2. The bottom surface of thefirst contact structure 182 is higher than the bottom surface of thedeep contact structure 184. -
FIGS. 4A-4C show cross-sectional representations of various stages of forming theFinFET device structure 100 after the structure ofFIG. 1H , in accordance with some embodiments of the disclosure. Some processes and materials used to form the FinFET device structure inFIGS. 4A-4C are similar to, or the same as, those used to form the FinFET device structureFIGS. 3A-3K and are not repeated herein -
FIG. 4A shows a cross-sectional representation taken along the line B-B′ of theFinFET device structure 100 inFIG. 2 , in accordance with some embodiments of the disclosure. As shown inFIG. 4A , the first gate structure G1 is formed over thefin structure 110. The source/drain (S/D)structures 124 are formed in thefin structure 110. In some embodiments, the source/drain (S/D)structures 124 are made of silicon-phosphorus (SiP), SiC or SiCP epitaxial material. The SiP, SiC or SiCP can be used in the recessed areas to create tensile stress in the channel of NMOS, since the lattice constant of SiP is smaller than that of silicon. The tensile stress is transferred into the channel and increases the electron mobility. A portion of the second gate structure G2 is formed over thefin structure 110, and another portion of the second gate structure G2 is formed over theisolation structure 114. The third gate structure G3 and the fourth gate structure G4 are over theisolation structure 114. In the second gate structure G2, thegate dielectric layer 134 has an uneven bottom surface including a first part and a second part. The first part is directly formed on thefin structure 110, and the second part is directly formed on theisolation structure 114. The bottom surface of the first part is higher than the bottom surface of the second part. - Next, as shown in
FIG. 4B , thefirst trench 159, thesecond trench 169 and thethird trench 179 are formed in thefirst dielectric layer 128, in accordance with some embodiments of the disclosure. Thefirst trench 159 is between thesecond trench 169 and thethird trench 179. Thefirst trench 159 is between the second gate structure G2 and the third gate structure G3, thesecond trench 169 is between the third gate structure G3 and the fourth gate structure G4, and thethird trench 179 is between the first gate structure G1 and the second structure G2. - More specifically, the
first trench 159 is through the secondetching stop layer 144, thesecond dielectric layer 142, the firstetching stop layer 141 and a portion of thefirst dielectric layer 128. Thesecond trench 169 is through the secondetching stop layer 144, thesecond dielectric layer 142, the firstetching stop layer 141, thefirst dielectric layer 128 and theisolation structure 114. Thethird trench 179 is through the secondetching stop layer 144, thesecond dielectric layer 142, the firstetching stop layer 141 and thefirst dielectric layer 128. The source/drain (S/D)structures 124 are exposed by thethird trench 179. - Afterwards, as shown in
FIG. 4C , an ion implantation process (not shown) is performed to form the firstdoped region 172 below thefirst trench 159, the seconddoped region 174 below thesecond trench 169, and a thirddoped region 175 below thethird trench 179, in accordance with some embodiments of the disclosure. - Afterwards, the
metal silicide layer 176 is formed in the seconddoped region 174, and ametal silicide layer 186 is formed in the thirddoped region 175. In other words, themetal silicide layer 176 is embedded in the seconddoped region 174. Themetal silicide layer 186 is embedded in the thirddoped region 175. - Next, a conductive material is filled into the
first trench 159 to form thefirst contact structure 182, and into thesecond trench 169 to form thedeep contact structure 184, and into thethird trench 179 to form the S/D contact structure 188, respectively. The bottom surface of thedeep contact structure 184 is lower than the bottom surface of thefirst contact structure 182. The bottom surface of thefirst contact structure 182 is lower than the bottom surface of the S/D contact structure 188. In other words, the bottom surface of the S/D contact structure 188 is higher than the bottom surface of thefirst contact structure 182, and the bottom surface of thefirst contact structure 182 is higher than the bottom surface of thedeep contact structure 184. - The
deep contact structure 184 has a first depth D1 along a vertical direction, and thefirst contact structure 182 has a second depth D2 along a vertical direction. The third contact structure has a third depth D3 along a vertical direction. In some embodiments, the first depth D1 is greater than the second depth D2, and the second depth D2 is greater than the third depth D3. In some other embodiments, the second depth D2 is substantially equal than the third depth D3. - It should be noted that the
deep contact structure 184 is through thefirst dielectric layer 128 and theisolation structure 114 without passing through any epitaxial layer, and therefore the contact resistance (Rcsd) is well reduced. -
FIG. 5 shows a top-view ofFinFET device structure 100 after thefirst contact structure 182, thedeep contact structure 184, and the S/D contact structure 188 are formed, in accordance with some embodiments of the disclosure.FIG. 4C shows a cross-sectional representation taken along the line B-B′ of theFinFET device structure 100 inFIG. 5 , in accordance with some embodiments of the disclosure.FIG. 3K shows a cross-sectional representation taken along the line A-A′ of theFinFET device structure 100 inFIG. 5 , in accordance with some embodiments of the disclosure. - As shown in
FIG. 5 , thesubstrate 102 includes a p-type substrate 102 a and a n-type substrate 102 b. Thesubstrate 102 includes thefirst region 10 and thesecond region 20. ANMOS device 30 is formed over thefirst region 10 of the p-type substrate 102 a, and aPMOS device 40 and asecond NMOS device 50 are formed over thefirst region 10 of the n-type substrate 102 b. Thefirst region 10 is the active region. It should be noted that thedeep contact structure 184 is formed over thesecond region 20 of the p-type substrate 102 a, and thesecond region 20 is a peripheral region. Thedeep contact structure 184 in the non-active region is configured to transfer the unwanted electrons to a ground to prevent the “latch-up” problem. - The gate structures G1, G2, G3 and G4 and the
contact structures D contact structure 188 is between the first gate structure G1 and the second gate structure G2. Thefirst contact structure 182 is between the second gate structure G2 and the third gate structure G3. Thedeep contact structure 184 is between the third gate structure G3 and the fourth gate structure G4. Furthermore, a via 190 is formed on thedeep contact structure 184 to connect to a ground voltage. Thedeep contact structure 184 is coupled to a ground voltage through the via 19. It should be noted that thedeep contact structure 184 formed over the p-type substrate 102 a to use as a p well pickup device. The number of thedeep contact structure 184 is not limited to two. The number of thedeep contact structure 184 can be adjusted according to the actual application. - In some embodiments, the
deep contact structure 184 is used in a memory device, such as static random access memory (SRAM) or dynamic RAM (DRAM). In some other embodiments, thedeep contact structure 184 is used in other device with the p-type substrate 102 a and the n-type substrate 102 b. - It should be noted that the
deep contact structure 184 is through multiple layers and in direct contact with thesubstrate 102, and therefore the electrons can be transferred to the ground state through thedeep contact structure 184 without passing through a fin structure and an epitaxial layer. Thedeep contact structure 184 is electrically connected to thesubstrate 102 though the seconddoped region 174 and themetal silicide layer 176, and therefore the contact resistance between thedeep contact structure 184 and thesubstrate 102 is further reduced. - Embodiments for forming a FinFET device structure and method for formation the same are provided. A substrate having the active region and the peripheral region are provided. The fin structure is formed in the active region, and isolation structure is formed over the substrate. The first dielectric layer is formed on the isolation structure, and the gate structure is formed over the fin structure and in the first dielectric layer. A deep contact structure is through the first dielectric layer and the isolation structure. The deep contact structure is electrically connected to the substrate for releasing electrons or charges accumulated in the substrate. Since the deep contact structure is in direct contact with the substrate without passing through any fin structure or any epitaxial layer, the contact resistance between the deep contact structure and the substrate is reduced. Therefore, the performance of the FinFET device structure is reduced.
- In some embodiments, a FinFET device structure is provided. The FinFET device structure includes an isolation structure formed over a substrate, and a gate structure formed over the isolation structure. The FinFET device structure includes a first dielectric layer formed over the isolation structure and adjacent to the gate structure and a source/drain (S/D) contact structure formed in the first dielectric layer. The FinFET device structure also includes a deep contact structure formed through the first dielectric layer and adjacent to the S/D contact structure. The deep contact structure is through the isolation structure, and a bottom surface of the S/D contact structure is higher than a bottom surface of the deep contact structure.
- In some embodiments, a FinFET device structure is provided. The FinFET device structure includes a substrate having a first region and a second region and an isolation structure formed over the substrate. The FinFET device structure further includes a fin structure formed in the first region of the substrate and a first dielectric layer formed over the fin structure and the isolation structure in the first region and the second region. The FinFET device structure also includes a first gate structure formed over the fin structure in the first region of the substrate and a second gate structure formed over the isolation structure in the second region of the substrate. The FinFET device structure includes a deep contact structure between the first gate structure and the second gate structure, and the deep contact structure is through the first dielectric layer and the isolation structure.
- In some embodiments, a method for forming a FinFET device structure is provided. The method includes forming an isolation structure over a substrate and forming a first dielectric layer over the isolation structure. The method includes forming a gate structure in the first dielectric layer and forming a deep trench through the first dielectric layer and the isolation structure. The method also includes forming an S/D trench in the first dielectric layer and filling a metal material in the deep trench and the S/D trench to form a deep contact structure and the S/D contact structure. A bottom surface of the S/D contact structure is higher than a bottom surface of the deep contact structure.
- In some embodiments, a method for forming a FinFET device structure is provided. The method includes forming an isolation structure over a substrate, and forming a first dielectric layer over the isolation structure. The method also includes forming a gate structure in the first dielectric layer, and forming a first trench in the first dielectric layer, wherein the first trench has a first depth. The method further includes forming a second trench through the first dielectric layer and the isolation structure, and the second trench has a second depth, and the second depth is greater than the first depth. The method includes forming a first doped region below the first trench, and forming a second doped region below the second trench. The method includes forming a first contact structure in the first trench, and forming a deep contact structure in the second trench. The bottom surface of the deep contact structure is lower than a bottom surface of the gate structure.
- In some embodiments, a method for forming a FinFET device structure is provided. The method includes forming an isolation structure over a substrate, and forming a first dielectric layer over the isolation structure. The method includes forming a first gate structure in the first dielectric layer, and forming a S/D structure adjacent to the first gate structure. The method further includes forming a first trench in the first dielectric layer, and the S/D structure is exposed by the first trench. The method includes forming a second trench through the first dielectric layer, and the first dielectric layer is exposed by the second trench. The method includes forming a third trench through the first dielectric layer and the isolation structure, and a top surface of the substrate is exposed by the third trench. The method further includes forming a S/D contact structure in the first trench, and forming a middle contact structure in the second trench. The method includes forming a deep contact structure in the third trench.
- The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
Claims (20)
1. A method for forming a fin field effect transistor (FinFET) device structure, comprising:
forming an isolation structure over a substrate;
forming a first dielectric layer over the isolation structure;
forming a first gate structure in the first dielectric layer;
forming a deep trench through the first dielectric layer and the isolation structure;
forming an S/D trench in the first dielectric layer; and
filling a metal material in the deep trench and the S/D trench to form a deep contact structure and the S/D contact structure, wherein a bottom surface of the S/D contact structure is higher than a bottom surface of the deep contact structure.
2. The method for forming the fin field effect transistor (FinFET) device structure as claimed in claim 1 , further comprising:
forming a metal silicide layer in the substrate before filling the metal material in the deep trench, wherein the metal silicide layer is in direct contact with the deep contact structure.
3. The method for forming the fin field effect transistor (FinFET) device structure as claimed in claim 1 , further comprising:
forming a doped region in the substrate before forming the metal silicide layer in the substrate, wherein the metal silicide layer is embedded in the doped region after forming the metal silicide layer in the substrate.
4. The method for forming the fin field effect transistor (FinFET) device structure as claimed in claim 1 , further comprising:
forming a fin structure over the substrate;
forming a source/drain (S/D) structure in the fin structure; and
forming the S/D contact structure over the S/D structure, wherein the S/D contact structure is electrically connected to the S/D structure.
5. The method for forming the fin field effect transistor (FinFET) device structure as claimed in claim 1 , wherein the deep contact structure penetrates into and through the first dielectric layer and the isolation structure.
6. The method for forming the fin field effect transistor (FinFET) device structure as claimed in claim 1 , further comprising:
forming a middle contact structure between the deep contact structure and the S/D contact structure, wherein a bottom surface of the middle contact structure is higher than the bottom surface of the deep contact structure.
7. The method for forming the fin field effect transistor (FinFET) device structure as claimed in claim 1 , further comprising:
forming a second gate structure adjacent to the first gate structure, wherein the second gate structure has a step-shaped bottom surface.
8. The method for forming the fin field effect transistor (FinFET) device structure as claimed in claim 7 , wherein the second gate structure comprises a gate dielectric layer, and a portion of the gate dielectric layer is in direct contact with a top surface of the isolation structure.
9. The method for forming the fin field effect transistor (FinFET) device structure as claimed in claim 1 , further comprising:
forming an etching stop layer over the first dielectric layer; and
forming a second dielectric layer over the etching stop layer, wherein the deep trench and the S/D trench penetrates into and through the etching stop layer and the second dielectric layer.
10. A method for forming a fin field effect transistor (FinFET) device structure, comprising:
forming an isolation structure over a substrate;
forming a first dielectric layer over the isolation structure;
forming a gate structure in the first dielectric layer;
forming a first trench in the first dielectric layer, wherein the first trench has a first depth;
forming a second trench through the first dielectric layer and the isolation structure, wherein the second trench has a second depth, and the second depth is greater than the first depth;
forming a first doped region below the first trench;
forming a second doped region below the second trench;
forming a first contact structure in the first trench; and
forming a deep contact structure in the second trench, wherein a bottom surface of the deep contact structure is lower than a bottom surface of the gate structure.
11. The method for forming the fin field effect transistor (FinFET) device structure as claimed in claim 10 , further comprising:
forming a metal silicide layer in the second doped region.
12. The method for forming the fin field effect transistor (FinFET) device structure as claimed in claim 10 , further comprising:
forming a second dielectric layer over the first dielectric layer;
forming an etching stop layer over the second dielectric layer; and
forming a third dielectric layer over the etching stop layer, wherein the first trench and the second trench penetrates into and through the second dielectric layer.
13. The method for forming the fin field effect transistor (FinFET) device structure as claimed in claim 12 , further comprising:
forming a first opening through the etching stop layer and the third dielectric layer, wherein the second dielectric layer is exposed by the first opening;
forming a second opening through the third dielectric layer, the etching stop layer and the second dielectric layer;
enlarging the first opening to form the first trench; and
enlarging the second opening to form the second trench.
14. The method for forming the fin field effect transistor (FinFET) device structure as claimed in claim 13 , wherein the first dielectric layer is exposed by the second opening.
15. The method for forming the fin field effect transistor (FinFET) device structure as claimed in claim 10 , further comprising:
forming a fin structure over the substrate;
forming a source/drain (S/D) structure in the fin structure; and
forming the first contact structure over the S/D structure, wherein the first contact structure is electrically connected to the S/D structure.
16. A method for forming a fin field effect transistor (FinFET) device structure, comprising:
forming an isolation structure over a substrate;
forming a first dielectric layer over the isolation structure;
forming a first gate structure in the first dielectric layer;
forming a S/D structure adjacent to the first gate structure;
forming a first trench in the first dielectric layer, wherein the S/D structure is exposed by the first trench;
forming a second trench through the first dielectric layer, wherein the first dielectric layer is exposed by the second trench;
forming a third trench through the first dielectric layer and the isolation structure, wherein a top surface of the substrate is exposed by the third trench;
forming a S/D contact structure in the first trench;
forming a middle contact structure in the second trench; and
forming a deep contact structure in the third trench.
17. The method for forming the fin field effect transistor (FinFET) device structure as claimed in claim 16 , further comprising:
forming a doped region below the third trench; and
forming a metal silicide layer in the doped region.
18. The method for forming the fin field effect transistor (FinFET) device structure as claimed in claim 16 , further comprising:
forming a second gate structure adjacent to the first gate structure, wherein the second gate structure has a step-shaped bottom surface.
19. The method for forming the fin field effect transistor (FinFET) device structure as claimed in claim 18 , wherein the second gate structure comprises a gate dielectric layer, and a portion of the gate dielectric layer is in direct contact with a top surface of the isolation structure.
20. The method for forming the fin field effect transistor (FinFET) device structure as claimed in claim 16 , wherein the deep contact structure penetrates into and through the first dielectric layer and the isolation structure.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/854,388 US20220328639A1 (en) | 2018-08-14 | 2022-06-30 | Method for forming fin field effect transistor (finfet) device structure with deep contact structure |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201862718803P | 2018-08-14 | 2018-08-14 | |
US16/432,594 US11742400B2 (en) | 2018-08-14 | 2019-06-05 | Fin field effect transistor (FinFET) device structure with deep contact structure |
US17/854,388 US20220328639A1 (en) | 2018-08-14 | 2022-06-30 | Method for forming fin field effect transistor (finfet) device structure with deep contact structure |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/432,594 Division US11742400B2 (en) | 2018-08-14 | 2019-06-05 | Fin field effect transistor (FinFET) device structure with deep contact structure |
Publications (1)
Publication Number | Publication Date |
---|---|
US20220328639A1 true US20220328639A1 (en) | 2022-10-13 |
Family
ID=69523441
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/432,594 Active 2039-07-05 US11742400B2 (en) | 2018-08-14 | 2019-06-05 | Fin field effect transistor (FinFET) device structure with deep contact structure |
US17/854,388 Pending US20220328639A1 (en) | 2018-08-14 | 2022-06-30 | Method for forming fin field effect transistor (finfet) device structure with deep contact structure |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/432,594 Active 2039-07-05 US11742400B2 (en) | 2018-08-14 | 2019-06-05 | Fin field effect transistor (FinFET) device structure with deep contact structure |
Country Status (3)
Country | Link |
---|---|
US (2) | US11742400B2 (en) |
CN (1) | CN110828576A (en) |
TW (1) | TW202010129A (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111200011B (en) * | 2018-11-20 | 2023-05-26 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device and method of forming the same |
US20230042567A1 (en) * | 2021-08-09 | 2023-02-09 | International Business Machines Corporation | Reduced parasitic capacitance semiconductor device containing at least one local interconnect passthrough structure |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8138544B2 (en) * | 2004-09-13 | 2012-03-20 | John James Seliskar | Castellated gate MOSFET tetrode capable of fully-depleted operation |
US7638376B2 (en) * | 2007-01-12 | 2009-12-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for forming SOI device |
KR100885922B1 (en) * | 2007-06-13 | 2009-02-26 | 삼성전자주식회사 | Semiconductor device and method of fabricating the same semiconductor |
JP5323610B2 (en) * | 2009-08-18 | 2013-10-23 | ユニサンティス エレクトロニクス シンガポール プライベート リミテッド | Semiconductor device and manufacturing method thereof |
JP5087655B2 (en) * | 2010-06-15 | 2012-12-05 | ユニサンティス エレクトロニクス シンガポール プライベート リミテッド | Semiconductor device and manufacturing method thereof |
US8564034B2 (en) * | 2011-09-08 | 2013-10-22 | Unisantis Electronics Singapore Pte. Ltd. | Solid-state imaging device |
US20150372100A1 (en) * | 2014-06-19 | 2015-12-24 | GlobalFoundries, Inc. | Integrated circuits having improved contacts and methods for fabricating same |
US9502567B2 (en) * | 2015-02-13 | 2016-11-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor fin structure with extending gate structure |
US9659963B2 (en) * | 2015-06-29 | 2017-05-23 | International Business Machines Corporation | Contact formation to 3D monolithic stacked FinFETs |
US10868181B2 (en) * | 2017-09-27 | 2020-12-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure with blocking layer and method for forming the same |
US10629693B2 (en) * | 2017-11-17 | 2020-04-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure with barrier layer and method for forming the same |
US10475788B2 (en) * | 2017-11-24 | 2019-11-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fin field effect transistor (FinFET) device structure with capping layer and method for forming the same |
US10177038B1 (en) * | 2017-11-30 | 2019-01-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Prevention of contact bottom void in semiconductor fabrication |
US10811528B2 (en) * | 2018-03-21 | 2020-10-20 | International Business Machines Corporation | Two step fin etch and reveal for VTFETs and high breakdown LDVTFETs |
US11276780B2 (en) * | 2018-06-29 | 2022-03-15 | Intel Corporation | Transistor contact area enhancement |
-
2019
- 2019-06-05 US US16/432,594 patent/US11742400B2/en active Active
- 2019-08-12 TW TW108128460A patent/TW202010129A/en unknown
- 2019-08-14 CN CN201910748730.2A patent/CN110828576A/en active Pending
-
2022
- 2022-06-30 US US17/854,388 patent/US20220328639A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
CN110828576A (en) | 2020-02-21 |
US20200058747A1 (en) | 2020-02-20 |
TW202010129A (en) | 2020-03-01 |
US11742400B2 (en) | 2023-08-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11594634B2 (en) | Fin field effect transistor (FinFET) device structure with stop layer and method for forming the same | |
US11855208B2 (en) | Method for forming fin field effect transistor (FinFET) device structure | |
US10468407B2 (en) | Fin field effect transistor (FinFET) device structure with uneven gate structure | |
US11735474B2 (en) | Fin field effect transistor (FinFET) device structure with protection layer and method for forming the same | |
US11271112B2 (en) | Method for forming fin field effect transistor (FINFET) device structure with conductive layer between gate and gate contact | |
US11107810B2 (en) | Fin field effect transistor (FinFET) device structure and method for forming the same | |
US9899382B2 (en) | Fin field effect transistor (FinFET) device structure with different gate profile and method for forming the same | |
US11264383B2 (en) | Fin field effect transistor (FinFET) device structure with capping layer and method for forming the same | |
US20210202732A1 (en) | Fin field effect transistor (finfet) device structure with isolation layer and method for forming the same | |
US20220328639A1 (en) | Method for forming fin field effect transistor (finfet) device structure with deep contact structure | |
US20200303194A1 (en) | Fin field effect transistor (finfet) device structure | |
US11088250B2 (en) | Fin field effect transistor (FinFET) device structure with dual spacers and method for forming the same | |
US11777004B2 (en) | Fin field effect transistor (FinFET) device structure and method for forming the same | |
US20240030138A1 (en) | Semiconductor device structure and method for forming the same | |
US11563110B2 (en) | Semiconductor structure and method for forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |