US20220246736A1 - Methods of forming a microelectronic device, and related microelectronic devices, memory devices, and electronic systems - Google Patents
Methods of forming a microelectronic device, and related microelectronic devices, memory devices, and electronic systems Download PDFInfo
- Publication number
- US20220246736A1 US20220246736A1 US17/167,853 US202117167853A US2022246736A1 US 20220246736 A1 US20220246736 A1 US 20220246736A1 US 202117167853 A US202117167853 A US 202117167853A US 2022246736 A1 US2022246736 A1 US 2022246736A1
- Authority
- US
- United States
- Prior art keywords
- conductive
- metal silicide
- width
- metal nitride
- semiconductive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004377 microelectronic Methods 0.000 title claims abstract description 92
- 238000000034 method Methods 0.000 title claims abstract description 64
- 239000000463 material Substances 0.000 claims abstract description 412
- 229910052751 metal Inorganic materials 0.000 claims abstract description 217
- 239000002184 metal Substances 0.000 claims abstract description 217
- 229910021332 silicide Inorganic materials 0.000 claims abstract description 108
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims abstract description 108
- 150000004767 nitrides Chemical class 0.000 claims abstract description 87
- 239000004020 conductor Substances 0.000 claims description 79
- 239000003989 dielectric material Substances 0.000 claims description 31
- 239000003990 capacitor Substances 0.000 claims description 30
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 6
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 5
- 229910017052 cobalt Inorganic materials 0.000 claims description 4
- 239000010941 cobalt Substances 0.000 claims description 4
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 claims description 4
- 230000001747 exhibiting effect Effects 0.000 claims description 4
- 229920005591 polysilicon Polymers 0.000 claims description 4
- 230000003247 decreasing effect Effects 0.000 claims description 3
- 229910052721 tungsten Inorganic materials 0.000 claims description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 2
- 239000010937 tungsten Substances 0.000 claims description 2
- 230000008569 process Effects 0.000 description 37
- 238000002955 isolation Methods 0.000 description 35
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 23
- 229910045601 alloy Inorganic materials 0.000 description 15
- 239000000956 alloy Substances 0.000 description 15
- 229910052710 silicon Inorganic materials 0.000 description 13
- 239000011701 zinc Substances 0.000 description 13
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 12
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 12
- 239000010703 silicon Substances 0.000 description 12
- 229910052814 silicon oxide Inorganic materials 0.000 description 11
- 239000000376 reactant Substances 0.000 description 10
- 239000004065 semiconductor Substances 0.000 description 10
- 239000010936 titanium Substances 0.000 description 10
- 238000000231 atomic layer deposition Methods 0.000 description 9
- 238000012545 processing Methods 0.000 description 9
- 229910008486 TiSix Inorganic materials 0.000 description 8
- 229910052782 aluminium Inorganic materials 0.000 description 8
- 239000010949 copper Substances 0.000 description 8
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 8
- 229910052715 tantalum Inorganic materials 0.000 description 8
- 239000010409 thin film Substances 0.000 description 8
- 229910052719 titanium Inorganic materials 0.000 description 8
- 239000010931 gold Substances 0.000 description 7
- 229910000449 hafnium oxide Inorganic materials 0.000 description 7
- 238000004519 manufacturing process Methods 0.000 description 7
- 229910052750 molybdenum Inorganic materials 0.000 description 7
- 229910052759 nickel Inorganic materials 0.000 description 7
- 239000000377 silicon dioxide Substances 0.000 description 7
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 6
- 229910052802 copper Inorganic materials 0.000 description 6
- 238000005530 etching Methods 0.000 description 6
- 229910052737 gold Inorganic materials 0.000 description 6
- 229910052697 platinum Inorganic materials 0.000 description 6
- 229910052709 silver Inorganic materials 0.000 description 6
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 6
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 5
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 5
- 238000007796 conventional method Methods 0.000 description 5
- 229910044991 metal oxide Inorganic materials 0.000 description 5
- 150000004706 metal oxides Chemical class 0.000 description 5
- 229910000484 niobium oxide Inorganic materials 0.000 description 5
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 5
- 239000010944 silver (metal) Substances 0.000 description 5
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 4
- 229910019897 RuOx Inorganic materials 0.000 description 4
- 229910004304 SiNy Inorganic materials 0.000 description 4
- 230000008901 benefit Effects 0.000 description 4
- 150000001875 compounds Chemical class 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 229910052733 gallium Inorganic materials 0.000 description 4
- VRIVJOXICYMTAG-IYEMJOQQSA-L iron(ii) gluconate Chemical compound [Fe+2].OC[C@@H](O)[C@@H](O)[C@H](O)[C@@H](O)C([O-])=O.OC[C@@H](O)[C@@H](O)[C@H](O)[C@@H](O)C([O-])=O VRIVJOXICYMTAG-IYEMJOQQSA-L 0.000 description 4
- 239000003446 ligand Substances 0.000 description 4
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 4
- 238000005240 physical vapour deposition Methods 0.000 description 4
- 239000002243 precursor Substances 0.000 description 4
- 239000002210 silicon-based material Substances 0.000 description 4
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 3
- 229910015617 MoNx Inorganic materials 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- -1 SiO2) Chemical compound 0.000 description 3
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 3
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 3
- 230000003213 activating effect Effects 0.000 description 3
- 239000005380 borophosphosilicate glass Substances 0.000 description 3
- 239000005388 borosilicate glass Substances 0.000 description 3
- 230000008859 change Effects 0.000 description 3
- 238000005137 deposition process Methods 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 238000009826 distribution Methods 0.000 description 3
- 229940104869 fluorosilicate Drugs 0.000 description 3
- 229910052732 germanium Inorganic materials 0.000 description 3
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 3
- 239000011521 glass Substances 0.000 description 3
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 3
- 238000011065 in-situ storage Methods 0.000 description 3
- 239000011777 magnesium Substances 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- 239000010955 niobium Substances 0.000 description 3
- 239000005360 phosphosilicate glass Substances 0.000 description 3
- 239000011787 zinc oxide Substances 0.000 description 3
- JMGZEFIQIZZSBH-UHFFFAOYSA-N Bioquercetin Natural products CC1OC(OCC(O)C2OC(OC3=C(Oc4cc(O)cc(O)c4C3=O)c5ccc(O)c(O)c5)C(O)C2O)C(O)C(O)C1O JMGZEFIQIZZSBH-UHFFFAOYSA-N 0.000 description 2
- 229910019044 CoSix Inorganic materials 0.000 description 2
- 229910015345 MOn Inorganic materials 0.000 description 2
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 2
- 229910020286 SiOxNy Inorganic materials 0.000 description 2
- 229910004166 TaN Inorganic materials 0.000 description 2
- 229910004156 TaNx Inorganic materials 0.000 description 2
- 229910010037 TiAlN Inorganic materials 0.000 description 2
- 229910010421 TiNx Inorganic materials 0.000 description 2
- 229910008484 TiSi Inorganic materials 0.000 description 2
- 229910008482 TiSiN Inorganic materials 0.000 description 2
- 229910008764 WNx Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 229910052454 barium strontium titanate Inorganic materials 0.000 description 2
- JRPBQTZRNDNNOP-UHFFFAOYSA-N barium titanate Chemical compound [Ba+2].[Ba+2].[O-][Ti]([O-])([O-])[O-] JRPBQTZRNDNNOP-UHFFFAOYSA-N 0.000 description 2
- 229910002113 barium titanate Inorganic materials 0.000 description 2
- 239000011651 chromium Substances 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- OSIVBHBGRFWHOS-UHFFFAOYSA-N dicarboxycarbamic acid Chemical compound OC(=O)N(C(O)=O)C(O)=O OSIVBHBGRFWHOS-UHFFFAOYSA-N 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- IVTMALDHFAHOGL-UHFFFAOYSA-N eriodictyol 7-O-rutinoside Natural products OC1C(O)C(O)C(C)OC1OCC1C(O)C(O)C(O)C(OC=2C=C3C(C(C(O)=C(O3)C=3C=C(O)C(O)=CC=3)=O)=C(O)C=2)O1 IVTMALDHFAHOGL-UHFFFAOYSA-N 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 229910052735 hafnium Inorganic materials 0.000 description 2
- 229910052738 indium Inorganic materials 0.000 description 2
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 2
- QRXWMOHMRWLFEY-UHFFFAOYSA-N isoniazide Chemical compound NNC(=O)C1=CC=NC=C1 QRXWMOHMRWLFEY-UHFFFAOYSA-N 0.000 description 2
- 239000000395 magnesium oxide Substances 0.000 description 2
- CPLXHLVBOLITMK-UHFFFAOYSA-N magnesium oxide Inorganic materials [Mg]=O CPLXHLVBOLITMK-UHFFFAOYSA-N 0.000 description 2
- AXZKOIWUVFPNLO-UHFFFAOYSA-N magnesium;oxygen(2-) Chemical compound [O-2].[Mg+2] AXZKOIWUVFPNLO-UHFFFAOYSA-N 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052758 niobium Inorganic materials 0.000 description 2
- URLJKFSTXLNXLG-UHFFFAOYSA-N niobium(5+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Nb+5].[Nb+5] URLJKFSTXLNXLG-UHFFFAOYSA-N 0.000 description 2
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 description 2
- KYKLWYKWCAYAJY-UHFFFAOYSA-N oxotin;zinc Chemical compound [Zn].[Sn]=O KYKLWYKWCAYAJY-UHFFFAOYSA-N 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 2
- 239000012782 phase change material Substances 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- FDRQPMVGJOQVTL-UHFFFAOYSA-N quercetin rutinoside Natural products OC1C(O)C(O)C(CO)OC1OCC1C(O)C(O)C(O)C(OC=2C(C3=C(O)C=C(O)C=C3OC=2C=2C=C(O)C(O)=CC=2)=O)O1 FDRQPMVGJOQVTL-UHFFFAOYSA-N 0.000 description 2
- 239000010948 rhodium Substances 0.000 description 2
- IKGXIBQEEMLURG-BKUODXTLSA-N rutin Chemical compound O[C@H]1[C@H](O)[C@@H](O)[C@H](C)O[C@@H]1OC[C@H]1[C@H](O)[C@@H](O)[C@H](O)[C@@H](OC=2C(C3=C(O)C=C(O)C=C3OC=2C=2C=C(O)C(O)=CC=2)=O)O1 IKGXIBQEEMLURG-BKUODXTLSA-N 0.000 description 2
- ALABRVAAKCSLSC-UHFFFAOYSA-N rutin Natural products CC1OC(OCC2OC(O)C(O)C(O)C2O)C(O)C(O)C1OC3=C(Oc4cc(O)cc(O)c4C3=O)c5ccc(O)c(O)c5 ALABRVAAKCSLSC-UHFFFAOYSA-N 0.000 description 2
- 235000005493 rutin Nutrition 0.000 description 2
- 229960004555 rutoside Drugs 0.000 description 2
- VEALVRVVWBQVSL-UHFFFAOYSA-N strontium titanate Chemical compound [Sr+2].[O-][Ti]([O-])=O VEALVRVVWBQVSL-UHFFFAOYSA-N 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- 229910001936 tantalum oxide Inorganic materials 0.000 description 2
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 description 2
- 230000000007 visual effect Effects 0.000 description 2
- 229910001928 zirconium oxide Inorganic materials 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- 229910001209 Low-carbon steel Inorganic materials 0.000 description 1
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- 229910005889 NiSix Inorganic materials 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 229910000831 Steel Inorganic materials 0.000 description 1
- 229910008479 TiSi2 Inorganic materials 0.000 description 1
- ZUJVZHIDQJPCHU-UHFFFAOYSA-N [Ba].[Bi] Chemical compound [Ba].[Bi] ZUJVZHIDQJPCHU-UHFFFAOYSA-N 0.000 description 1
- OOTHXJAGYKOWEU-UHFFFAOYSA-N [Sn]=O.[Zr].[Zn] Chemical compound [Sn]=O.[Zr].[Zn] OOTHXJAGYKOWEU-UHFFFAOYSA-N 0.000 description 1
- VNSWULZVUKFJHK-UHFFFAOYSA-N [Sr].[Bi] Chemical compound [Sr].[Bi] VNSWULZVUKFJHK-UHFFFAOYSA-N 0.000 description 1
- ZFEADGRFDTTYIM-UHFFFAOYSA-N [Zn+2].[O-2].[In+3].[Si+4] Chemical compound [Zn+2].[O-2].[In+3].[Si+4] ZFEADGRFDTTYIM-UHFFFAOYSA-N 0.000 description 1
- IOKZQYBPJYHIIW-UHFFFAOYSA-N aluminum zinc indium(3+) oxygen(2-) tin(4+) Chemical compound [O-2].[Zn+2].[Al+3].[Sn+4].[In+3].[O-2].[O-2].[O-2].[O-2].[O-2] IOKZQYBPJYHIIW-UHFFFAOYSA-N 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- YXTPWUNVHCYOSP-UHFFFAOYSA-N bis($l^{2}-silanylidene)molybdenum Chemical compound [Si]=[Mo]=[Si] YXTPWUNVHCYOSP-UHFFFAOYSA-N 0.000 description 1
- DFJQEGUNXWZVAH-UHFFFAOYSA-N bis($l^{2}-silanylidene)titanium Chemical compound [Si]=[Ti]=[Si] DFJQEGUNXWZVAH-UHFFFAOYSA-N 0.000 description 1
- 229910052797 bismuth Inorganic materials 0.000 description 1
- JCXGWMGPZLAOME-UHFFFAOYSA-N bismuth atom Chemical compound [Bi] JCXGWMGPZLAOME-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 229910003437 indium oxide Inorganic materials 0.000 description 1
- PJXISJQVUVHSOJ-UHFFFAOYSA-N indium(iii) oxide Chemical compound [O-2].[O-2].[O-2].[In+3].[In+3] PJXISJQVUVHSOJ-UHFFFAOYSA-N 0.000 description 1
- ATFCOADKYSRZES-UHFFFAOYSA-N indium;oxotungsten Chemical compound [In].[W]=O ATFCOADKYSRZES-UHFFFAOYSA-N 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 229910052741 iridium Inorganic materials 0.000 description 1
- GKOZUEZYRPOHIO-UHFFFAOYSA-N iridium atom Chemical compound [Ir] GKOZUEZYRPOHIO-UHFFFAOYSA-N 0.000 description 1
- 229910052746 lanthanum Inorganic materials 0.000 description 1
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 description 1
- 229910052749 magnesium Inorganic materials 0.000 description 1
- PNHVEGMHOXTHMW-UHFFFAOYSA-N magnesium;zinc;oxygen(2-) Chemical compound [O-2].[O-2].[Mg+2].[Zn+2] PNHVEGMHOXTHMW-UHFFFAOYSA-N 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000005055 memory storage Effects 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 229910021344 molybdenum silicide Inorganic materials 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 230000006855 networking Effects 0.000 description 1
- 229910021334 nickel silicide Inorganic materials 0.000 description 1
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 1
- GUCVJGMIXFAOAE-UHFFFAOYSA-N niobium atom Chemical compound [Nb] GUCVJGMIXFAOAE-UHFFFAOYSA-N 0.000 description 1
- 229910052762 osmium Inorganic materials 0.000 description 1
- SYQBFIAQOQZEGI-UHFFFAOYSA-N osmium atom Chemical compound [Os] SYQBFIAQOQZEGI-UHFFFAOYSA-N 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 239000003870 refractory metal Substances 0.000 description 1
- 229910052703 rhodium Inorganic materials 0.000 description 1
- MHOVAHRLVXNVSD-UHFFFAOYSA-N rhodium atom Chemical compound [Rh] MHOVAHRLVXNVSD-UHFFFAOYSA-N 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 229910052706 scandium Inorganic materials 0.000 description 1
- SIXSYDAISGFNSX-UHFFFAOYSA-N scandium atom Chemical compound [Sc] SIXSYDAISGFNSX-UHFFFAOYSA-N 0.000 description 1
- VSZWPYCFIRKVQL-UHFFFAOYSA-N selanylidenegallium;selenium Chemical compound [Se].[Se]=[Ga].[Se]=[Ga] VSZWPYCFIRKVQL-UHFFFAOYSA-N 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 238000000992 sputter etching Methods 0.000 description 1
- 239000010935 stainless steel Substances 0.000 description 1
- 229910001220 stainless steel Inorganic materials 0.000 description 1
- 239000010959 steel Substances 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- XOLBLPGZBRYERU-UHFFFAOYSA-N tin dioxide Chemical compound O=[Sn]=O XOLBLPGZBRYERU-UHFFFAOYSA-N 0.000 description 1
- 229910001887 tin oxide Inorganic materials 0.000 description 1
- 229910021341 titanium silicide Inorganic materials 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 1
- 229910021342 tungsten silicide Inorganic materials 0.000 description 1
- LEONUFNNVUYDNQ-UHFFFAOYSA-N vanadium atom Chemical compound [V] LEONUFNNVUYDNQ-UHFFFAOYSA-N 0.000 description 1
- 239000011800 void material Substances 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
- YSRUGFMGLKANGO-UHFFFAOYSA-N zinc hafnium(4+) indium(3+) oxygen(2-) Chemical compound [O-2].[Zn+2].[In+3].[Hf+4] YSRUGFMGLKANGO-UHFFFAOYSA-N 0.000 description 1
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 description 1
- TYHJXGDMRRJCRY-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) tin(4+) Chemical compound [O-2].[Zn+2].[Sn+4].[In+3] TYHJXGDMRRJCRY-UHFFFAOYSA-N 0.000 description 1
- VGYZOYLDGKIWST-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) zirconium(4+) Chemical compound [O-2].[Zn+2].[Zr+4].[In+3] VGYZOYLDGKIWST-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
- H01L23/5283—Cross-sectional geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41741—Source or drain electrodes for field effect devices for vertical or pseudo-vertical devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
- H01L21/28518—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System the conductive layers comprising silicides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76805—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics the opening being a via or contact hole penetrating the underlying conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/7685—Barrier, adhesion or liner layers the layer covering a conductive structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H01L27/10805—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78642—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
- H10B12/0335—Making a connection between the transistor and the capacitor, e.g. plug
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
- H10B12/315—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor with the capacitor higher than a bit line
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
- H01L29/456—Ohmic electrodes on silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
Definitions
- Embodiments of the disclosure relate to the field of semiconductor device design and fabrication. More specifically, embodiments of the disclosure relate to methods of forming a microelectronic device, and to related microelectronic device, memory devices, and electronic systems.
- Microelectronic device designers often desire to increase the level of integration or density of features within a microelectronic device by reducing the dimensions of the individual features and by reducing the separation distance between neighboring features.
- microelectronic device designers often seek to design architectures that are not only compact, but offer performance advantages, as well as simplified designs.
- Memory devices are generally provided as internal integrated circuits in computers or other electronic devices. There are many species of memory including, but not limited to, random-access memory (RAM), read-only memory (ROM), dynamic random access memory (DRAM), synchronous dynamic random access memory (SDRAM), ferroelectric random access memory (FeRAM), FLASH memory, and resistance variable memory.
- RAM random-access memory
- ROM read-only memory
- DRAM dynamic random access memory
- SDRAM synchronous dynamic random access memory
- FeRAM ferroelectric random access memory
- FLASH memory and resistance variable memory.
- resistance variable memory include resistive random access memory (ReRAM), conductive bridge random access memory (conductive bridge RAM), magnetic random access memory (MRAM), phase change material (PCM) memory, phase change random access memory (PCRAM), spin-torque-transfer random access memory (STTRAM), oxygen vacancy-based memory, and programmable conductor memory.
- ReRAM resistive random access memory
- MRAM magnetic random access memory
- PCM phase change material
- PCRAM spin-torque-transfer
- a typical memory cell of a memory device includes an access device e.g., a transistor) and a memory storage structure (e.g., a capacitor).
- the access device generally includes a channel region between a pair of source/drain regions, and a gate configured to electrically connect the source/drain regions to one another through the channel region.
- the access devices can comprise planar access devices or vertical access devices. Planar access devices can be distinguished from vertical access devices based upon the direction of current flow between the source and drain regions thereof.
- Source and drain regions of a vertical access device is primarily substantially orthogonal (e.g., perpendicular) to a primary (e.g., major) surface of a substrate or base structure thereunder, and current flow between source and drain regions of a planar access device is primarily parallel to the primary surface of the substrate or base thereunder.
- a conductive contact included in conventional memory cell may employ a metal silicide (e.g., cobalt disilicide (CoSi 2 )) to decrease contact resistance, as well as a metal nitride (e.g., titanium nitride (TiN)) liner to facilitate adhesion of a conductive structure (e.g., a conductive plug) to the metal silicide.
- a metal silicide e.g., cobalt disilicide (CoSi 2 )
- a metal nitride e.g., titanium nitride (TiN)
- metal silicide oxidation can also undesirably increase contact resistance, requiring complex cleaning strategies (especially at relatively small contact diameters).
- Conventional methods of forming the metal nitride liner can also undesirability limit the size of the conductive structure subsequently formed thereover, which may undesirably increase contact resistance and/or may require complex alignment processes to connect other structures to the conductive structure.
- FIGS. 1A through 1F are simplified, partial cross-sectional views illustrating a microelectronic device structure at different processing stages of a method of forming a microelectronic device, in accordance with embodiments of the disclosure.
- FIG. 2 is a simplified, partial cross-sectional view illustrating a microelectronic device structure, in accordance with an additional embodiment of the disclosure.
- FIG. 3 is a simplified, partial cross-sectional view of microelectronic device structure including multiple memory cells, in accordance with embodiments of the disclosure.
- FIG. 4 is a simplified, partial cross-sectional view of a microelectronic device structure including a horizontal transistor, in accordance with further embodiments of the disclosure.
- FIG. 5 is a functional block diagram of a memory device, in accordance with embodiments of the disclosure.
- FIG. 6 is a schematic block diagram of an electronic system, in accordance with embodiments of the disclosure.
- a “memory device” means and includes microelectronic devices exhibiting memory functionality, but not necessary limited to memory functionality.
- the term “memory device” includes not only conventional memory (e.g., conventional volatile memory, such as conventional dynamic random access memory (DRAM); conventional non-volatile memory, such as conventional NAND memory), but also includes an application specific integrated circuit (ASIC) (e.g., a system on a chip (SoC)), a microelectronic device combining logic and memory, and a graphics processing unit (GPU) incorporating memory.
- conventional volatile memory such as conventional dynamic random access memory (DRAM); conventional non-volatile memory, such as conventional NAND memory
- ASIC application specific integrated circuit
- SoC system on a chip
- GPU graphics processing unit
- the term “configured” refers to a size, shape, material composition, material distribution, orientation, and arrangement of one or more of at least one structure and at least one apparatus facilitating operation of one or more of the structure and the apparatus in a predetermined way.
- Coupled to refers to structures operatively connected with each other, such as electrically connected through a direct Ohmic connection or through an indirect connection (e.g., by way of another structure).
- the terms “vertical,” “longitudinal,” “horizontal,” and “lateral” are in reference to a major plane of a structure and are not necessarily defined by earth's gravitational field.
- a “horizontal” or “lateral” direction is a direction that is substantially parallel to the major plane of the structure, while a “vertical” or “longitudinal” direction is a direction that is substantially perpendicular to the major plane of the structure.
- the major plane of the structure is defined by a surface of the structure having a relatively large area compared to other surfaces of the structure.
- a “horizontal” or “lateral” direction may be perpendicular to an indicated “Z” axis, and may be parallel to an indicated “X” axis and/or parallel to an indicated “Y” axis; and a “vertical” or “longitudinal” direction may be parallel to an indicated “Z” axis, may be perpendicular to an indicated “X” axis, and may be perpendicular to an indicated “Y” axis.
- reference to a feature as being “over” an additional feature means and includes the feature being directly on top of, adjacent to (e.g., horizontally adjacent to, vertically adjacent to), underneath, or in direct contact with the additional feature. It also includes the element being indirectly on top of, adjacent to (e.g., horizontally adjacent to, vertically adjacent to), underneath, or near the additional feature, with one or more other features located therebetween. In contrast, when an element is referred to as being “on” or another element, there are no intervening features therebetween.
- spatially relative terms such as “beneath,” “below,” “lower,” “bottom,” “above,” “upper,” “top,” “front,” “rear,” “left,” “right,” and the like, may be used for ease of description to describe one element's or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
- the spatially relative terms are intended to encompass different orientations of the materials in addition to the orientation depicted in the figures. For example, if materials in the figures are inverted, elements described as “below” or “beneath” or “under” or “on bottom of” other elements or features would then be oriented “above” or “on top of” the other elements or features.
- the term “below” can encompass both an orientation of above and below, depending on the context in which the term is used, which will be evident to one of ordinary skill in the art.
- the materials may be otherwise oriented (e.g., rotated 90 degrees, inverted, flipped) and the spatially relative descriptors used herein interpreted accordingly.
- features e.g., regions, materials, structures, devices
- neighbored features of the disclosed identity (or identities) that are located most proximate (e.g., closest to) one another.
- Additional features e.g., additional regions, additional materials, additional structures, additional devices
- additional features may be disposed between the “neighboring” features.
- the “neighboring” features may be positioned directly adjacent one another, such that no other feature intervenes between the “neighboring” features; or the “neighboring” features may be positioned indirectly adjacent one another, such that at least one feature having an identity other than that associated with at least one the “neighboring” features is positioned between the “neighboring” features.
- features described as “vertically neighboring” one another means and includes features of the disclosed identity (or identities) that are located most vertically proximate (e.g., vertically closest to) one another.
- features described as “horizontally neighboring” one another means and includes features of the disclosed identity (or identities) that are located most horizontally proximate (e.g., horizontally closest to) one another
- the term “substantially” in reference to a given parameter, property, or condition means and includes to a degree that one of ordinary skill in the art would understand that the given parameter, property, or condition is met with a degree of variance, such as within acceptable tolerances.
- the parameter, property, or condition may be at least 90.0 percent met, at least 95.0 percent met, at least 99.0 percent met, at least 99.9 percent met, or even 100.0 percent met.
- “about” or “approximately” in reference to a numerical value may include additional numerical values within a range of from 90.0 percent to 110.0 percent of the numerical value, such as within a range of from 95.0 percent to 105.0 percent of the numerical value, within a range of from 97.5 percent to 102.5 percent of the numerical value, within a range of from 99.0 percent to 101.0 percent of the numerical value, within a range of from 99.5 percent to 100.5 percent of the numerical value, or within a range of from 99.9 percent to 100.1 percent of the numerical value.
- the materials described herein may be formed by any suitable process including, but not limited to, spin coating, blanket coating, chemical vapor deposition (“CVD”), atomic layer deposition (“ALD”), plasma enhanced ALD, physical vapor deposition (“PVD”) (including sputtering, evaporation, ionized PVD, and/or plasma-enhanced CVD (PECVD)), or epitaxial growth.
- CVD chemical vapor deposition
- ALD atomic layer deposition
- PVD physical vapor deposition
- PECVD plasma-enhanced CVD
- the materials may be grown in situ.
- the technique for depositing or growing the material may be selected by a person of ordinary skill in the art.
- etching e.g., dry etching, wet etching, vapor etching
- ion milling e.g., ion milling
- abrasive planarization e.g., chemical-mechanical planarization (“CMP”)
- CMP chemical-mechanical planarization
- conductive material means and includes electrically conductive material such as one or more of a metal (e.g., tungsten (W), titanium (Ti), molybdenum (Mo), niobium (Nb), vanadium (V), hafnium (Hf), tantalum (Ta), chromium (Cr), zirconium (Zr), iron (Fe), ruthenium (Ru), osmium (Os), cobalt (Co), rhodium (Rh), iridium (Ir), nickel (Ni), palladium (Pa), platinum (Pt), copper (Cu), silver (Ag), gold (Au), aluminum (Al)), an alloy (e.g., a Co-based alloy, an Fe-based alloy, an Ni-based alloy, an Fe- and Ni-based alloy, a Co- and Ni-based alloy, an Fe- and Co-based alloy, a Co- and Ni- and Fe-based alloy, an Al-based alloy, a metal (e.g
- insulative material means and includes electrically insulative material, such one or more of at least one dielectric oxide material (e.g., one or more of a silicon oxide (SiO x ), phosphosilicate glass, borosilicate glass, borophosphosilicate glass, fluorosilicate glass, an aluminum oxide (AlO x ), a hafnium oxide (HfO x ), a niobium oxide (NbO x ), a titanium oxide (TiO x ), a zirconium oxide (ZrO x ), a tantalum oxide (TaO x ), and a magnesium oxide (MgO x )), at least one dielectric nitride material (e.g., a silicon nitride (SiN y )), at least one dielectric oxynitride material (e.g., a silicon oxynitride (SiO x N y )), and at least one dielectric oxide
- Formulae including one or more of “x”, “y”, and “z” herein represent a material that contains an average ratio of “x” atoms of one element, “y” atoms of another element, and “z” atoms of an additional element (if any) for every one atom of another element (e.g., Si, Al, Hf, Nb, Ti).
- an insulative material may comprise one or more stoichiometric compounds and/or one or more non-stoichiometric compounds, and values of “x”, “y”, and “z” (if any) may be integers or may be non-integers.
- non-stoichiometric compound means and includes a chemical compound with an elemental composition that cannot be represented by a ratio of well-defined natural numbers and is in violation of the law of definite proportions.
- an “insulative structure” means and includes a structure formed of and including insulative material.
- a microelectronic device comprises a conductive structure, a metal nitride material, and a metal silicide material.
- the conductive structure comprises a first portion having a first width, and a second portion under the first portion and extending into a semiconductive material.
- the second portion has a tapered profile defining additional widths varying from the first width at an upper boundary of the second portion to a second width less than the first width at a lower boundary of the second portion.
- the metal nitride material substantially surrounds outer surfaces of the first portion and the second portion of the conductive structure.
- the metal silicide material substantially covers outer surfaces of the metal nitride material within vertical boundaries of the second portion of the conductive structure.
- FIGS. 1A through 1F are simplified, partial cross-sectional views illustrating a microelectronic device structure at different processing stages of a method of forming a microelectronic device (e.g., a memory device, such as a DRAM device), in accordance with embodiments of the disclosure.
- a microelectronic device e.g., a memory device, such as a DRAM device
- FIGS. 1A through 1F are simplified, partial cross-sectional views illustrating a microelectronic device structure at different processing stages of a method of forming a microelectronic device (e.g., a memory device, such as a DRAM device), in accordance with embodiments of the disclosure.
- a microelectronic device e.g., a memory device, such as a DRAM device
- a microelectronic device structure 100 may include an isolation material 102 , a semiconductive material 104 vertically extending (e.g., in the Z-direction) through the isolation material 102 , and, optionally, a dielectric liner material 106 horizontally interposed between the semiconductive material 104 and the isolation material 102 .
- the upper surfaces of the isolation material 102 , the semiconductive material 104 , and the dielectric liner material 106 may be formed to be substantially coplanar with one another.
- the isolation material 102 may be formed of and include at least one insulative material, such as one or more of a dielectric oxide material (e.g., SiO x ) and a dielectric nitride material (e.g., SiN y ).
- the isolation material 102 is formed of and includes SiO 2 .
- the isolation material 102 is formed of and includes Si 3 N 4 .
- the dielectric liner material 106 may be formed of and include at least one dielectric material (e.g., at least one dielectric oxide material), such as one or more of silicon oxide (e.g., SiO 2 ), phosphosilicate glass, borosilicate glass, borophosphosilicate glass, fluorosilicate glass, aluminum oxide, and a high-k oxide (e.g., hafnium oxide (HfO x ), niobium oxide (NbO x ), titanium oxide (TiO x )).
- the dielectric liner material 106 is formed of and includes SiO 2 .
- the dimensions of dielectric liner material 106 may be selected to provide desired dimensions and spacing to the semiconductive material 104 and to additional features (e.g., structures, materials, devices) of the microelectronic device structure 100 to subsequently be formed (as described in further detail below).
- a width of the dielectric liner material 106 in the X-direction may be less than or equal to about 15 nm, such as less than or equal to about 10 nm, less than or equal to about 5 nm, less than or equal to about 3 nm, or less than or equal to about 1.5 nm.
- the width of the dielectric liner material 106 is less than or equal to about 3 nm.
- the dielectric material 106 is not formed (e.g., is omitted), such that semiconductive material 104 is formed directly horizontally adjacent the isolation material 102 .
- the semiconductive material 104 may be formed of and include one or more of polycrystalline, germanium (Ge), silicon germanium (SiGe), and at least one oxide semiconductive material.
- the semiconductive material 104 is formed of and includes polycrystalline silicon.
- the semiconductive material 104 is formed of and includes an oxide semiconductor material.
- the oxide semiconductive material may, for example, include one or more (e.g., one, two or more, three or more) of zinc tin oxide (Zn x Sn y O, commonly referred to as “ZTO”), indium zinc oxide (In x Zn y O, commonly referred to as “IZO”), zinc oxide (Zn x O), indium gallium zinc oxide (In x Ga y Zn z O, commonly referred to as “IGZO”), indium gallium silicon oxide (In x Ga y Si z O, commonly referred to as “IGSO”), indium tungsten oxide (In x W y O, commonly referred to as “IWO”), indium oxide (In x O), tin oxide (Sn x O), titanium oxide (Ti x O), zinc oxide nitride (Zn x ON z ), magnesium zinc oxide (Mg x Zn y O), zirconium indium zinc oxide (Zr x In y Zn z O
- the semiconductive material 104 may be selectively etchable relative to the isolation material 102 and the dielectric liner material 106 during common (e.g., collective, mutual) exposure to a pre-determined etchant.
- a material is “selectively etchable” relative to another material if the material exhibits an etch rate that is at least about five times (5 ⁇ ) greater than the etch rate of another material, such as about ten times (10 ⁇ ) greater, about twenty times (20 ⁇ ) greater, or about forty times (40 ⁇ ) greater.
- the semiconductive material 104 is employed as a channel material for a transistor (e.g., a vertical transistor), as described in further detail below.
- the microelectronic device structure 100 may be subjected to a first material removal process (e.g., an etching process) to vertically recess the semiconductive material 104 relative to the isolation material 102 and the dielectric liner material 106 and form an initial opening 108 , and a dielectric material 110 may be formed on surfaces of the microelectronic device structure 100 inside and outside of the initial opening 108 .
- the initial opening 108 may vertically extend (e.g., in the Z-direction) a first depth D 1 into the isolation material 102 from an uppermost surface of the isolation material 102 .
- the first depth D 1 of the initial opening 108 may be less than or equal to about 40 nm, such as from about 10 nm to about 35 nm, from about 18 nm to about 25 nm, or from about 28 nm to about 32 nm.
- the first material removal process may selectively remove an upper portion of the semiconductive material 104 while leaving the isolation material 102 and the dielectric liner material 106 substantially intact (e.g., unremoved, unetched).
- the initial opening 108 may have a substantially uniform horizontal dimensions (e.g., in the X-direction, in the Y-direction).
- the dielectric material 110 may be formed (e.g., conformally formed) on or over exposed surfaces of the semiconductive material 104 and the dielectric liner material 106 defining the initial opening 108 , as well as surfaces of the dielectric liner material 106 and the isolation material 102 outside of boundaries of the initial opening 108 .
- the dielectric material 110 may be formed substantially continuously across an upper surface of a remaining portions of the semiconductive material 104 , inner sider surfaces of the dielectric liner material 106 , and upper surfaces of the dielectric liner material 106 and the isolation material 102 .
- the dielectric material 110 may be formed of and include at least one dielectric material, such as one or more of a dielectric oxide material (e.g., a silicon oxide (SiO x ), such as silicon dioxide (SiO 2 ); phosphosilicate glass; borosilicate glass; borophosphosilicate glass; fluorosilicate glass; aluminum oxide; high-k oxides, such as hafnium oxide (HfO x ); a combination thereof).
- a dielectric oxide material e.g., a silicon oxide (SiO x ), such as silicon dioxide (SiO 2 ); phosphosilicate glass; borosilicate glass; borophosphosilicate glass; fluorosilicate glass; aluminum oxide; high-k oxides, such as hafnium oxide (HfO x ); a combination thereof.
- the dielectric material 110 is formed of and includes SiO 2 .
- the dielectric material 110 may be formed using conventional processes and conventional processing equipment, which are not described in detail herein.
- the dielectric material 110 may be conformally formed (e.g., deposited) on or over exposed surfaces of the semiconductive material 104 , the dielectric liner material 106 , and the isolation material 102 using one or more of an ALD process and an in situ growth process.
- the dielectric material 110 is formed through an in situ growth process.
- the microelectronic device structure 100 may be subjected to at least one second material removal process (e.g., another etching process) to remove portions of the dielectric material 110 and the additional portions of the semiconductive material 104 .
- the second material removal process vertically extends the initial opening 108 ( FIG. 1B ) to form an opening 109 vertically extending to a second depth D 2 within the isolation material 102 greater than the first depth D 1 of the initial opening 108 .
- the second depth D 2 may be within a range of from about 40 nm to about 60 nm, such as from about 45 nm to about 55 nm, or from about 52 nm to about 54 nm.
- the second material removal process may remove portions of the dielectric material 110 from horizontally extending surfaces of the isolation material 102 , the dielectric liner material 106 , and the semiconductive material 104 , while leaving (e.g., maintaining) additional portions of the dielectric material 110 on exposed vertically extending surfaces (e.g., inner sidewalls) dielectric liner material 106 .
- the second material removal process may form the opening 109 to have a tapered profile within the semiconductive material 104 , as described in further detail below.
- the opening 109 may include a first portion 111 (e.g., upper portion) extending to the first depth D 1 , and a second portion 113 (e.g., lower portion) extending from a lower boundary of the first portion 111 to the second depth D 2 .
- the first portion 111 may have first horizontal dimensions (e.g., in the X-direction, in the Y-direction) that are substantially uniform throughout a vertical height (e.g., the first depth D 1 ) of the first portion 111 .
- the first portion 111 has a first width W 1 (e.g., a diameter) that is substantially uniform throughout a vertical height of the first portion 111 .
- the second portion 113 may have a tapered profile defining additional horizontal dimensions (e.g., in the X-direction, in the Y-direction) that vary in throughout a vertical height (e.g., the second depth D 2 minus the first depth D 1 ) of the second portion 113 .
- the second portion 113 has a tapered profile defining additional widths (e.g., diameters) that vary throughout a vertical height of the second portion 113 .
- the first width W 1 of the first portion 111 may be from about 18 nm to about 34 nm, such as from about 20 nm to about 28 nm, or about 22 nm.
- the second portion 113 of the opening 109 may include a second width W 2 (e.g., a second diameter) at an uppermost vertical boundary of the second portion 113 that is relatively larger than a third width W 3 (e.g., a second diameter) proximate a lowermost vertical boundary of the second portion 113 .
- the width (e.g., diameter) of the second portion 113 of the opening 109 may progressively decrease in a downward vertical direction (e.g., negative Z-direction) from the relatively larger second width W 2 at the uppermost vertical boundary to the relatively smaller third width W 3 at the lowermost vertical boundary.
- the second width W 2 at the uppermost vertical boundary of the second portion 113 may be from about 15 nm to about 30 nm, such as from about 18 nm to about 24 nm, or about 22 nm.
- the third width W 3 proximate the lowermost vertical boundary of the second portion 113 may be from about 10 nm to about 24 nm, such as from about 12 nm to about 20 nm, or about 14 nm.
- the semiconductive material 104 vertically substantially horizontally surrounds the second portion 113 of the opening 109 across an entire vertical height of the second portion 113 of the opening 109 .
- the semiconductive material 104 may substantially circumscribe the second portion 113 proximate (e.g., at) the uppermost vertical boundary of the second portion 113 .
- the second width W 2 of the second portion 113 is substantially the same as (e.g., equal to) the first width W 1 of the first portion 111 at a lowermost vertical boundary thereof.
- an undercut region of the opening 109 may be formed at the interface of the uppermost vertical boundary of second portion 113 of the opening 109 and the lowermost vertical boundary of the remaining portions of the dielectric material 110 .
- the second width W 2 of the second portion 113 is smaller than the first width W 1 of the first portion 111 at a lowermost vertical boundary thereof.
- the first width W 1 of the first portion 111 is substantially the same as the sum of the second width W 2 of the second portion and the thickness of remaining portions of the dielectric material 110 .
- the opening 109 may be free of an undercut region at the interface of the uppermost vertical boundary of the second portion 113 and the lowermost vertical boundary of the remaining portions of the dielectric material 110 .
- a difference between the second width W 2 of the second portion 113 of the opening 109 proximate the uppermost vertical boundary of the second portion 113 and the third width W 3 of the second portion 113 proximate the lowermost vertical boundary of the second portion 113 is a function of a taper angle ⁇ of the second portion 113 .
- the taper angle ⁇ may be taken relative to a direction (e.g., Z-direction) extending perpendicular to the uppermost vertical boundary of the second portion 113 .
- the taper angle ⁇ may be within a range from about 0 degrees (°) to about 20°, such as from about 5° to about 15°, from about 5° to about 10°, or from about 7° to about 10°.
- a vertically lower end of the second portion 113 of the opening 109 may be substantially planar (e.g., flat) or may be at least partially (e.g., substantially) non-planar (e.g., arcuate, rounded). In some embodiments, the vertically lower end of the second portion 113 has an arcuate geometry.
- remaining portions of the dielectric material 110 may be selectively removed to expose vertically extending surfaces (e.g., inner side surfaces) of the dielectric liner material 106 .
- a metal silicide material 112 may be formed on, over, and/or within portions of the semiconductive material 104 exposed by the opening 109 .
- exposed portions of the dielectric liner material 106 within the opening 109 may be substantially free of the metal silicide material 112 thereon (e.g., directly horizontally adjacent thereto).
- the metal silicide material 112 may substantially cover portions of the semiconductive material 104 exposed by the second portion 113 of the opening 109 .
- the metal silicide material 112 may extend to the uppermost vertical boundary of the second portion 113 of the opening 109 .
- the first portion 111 of the opening may be substantially free of the metal silicide material 112 .
- the metal silicide material 112 may partially (e.g., less than completely) fill the opening 109 .
- exterior surfaces of the metal silicide material 112 are substantially surrounded by the semiconductive material 104 .
- the metal silicide material 112 when viewed from the X-Z plane, may be formed to exhibit a parabolic shape (e.g., a U-shape) within the second portion 113 of the opening 109 .
- the metal silicide material 112 may be formed to exhibit a parabolic shape in a longitudinal cross-sectional plane (e.g., the X-Z plane).
- the configuration of the metal silicide material 112 may increase a surface area of the metal silicide material 112 by about 5 or 6 times compared to conventional metal silicide material configuration, and may thus reduce contact resistance of a fully formed contact structure, as described in further detail below with reference to FIG. 1F .
- the metal silicide material 112 may be formed to exhibit a substantially uniform thickness.
- the metal silicide material 112 may be formed to exhibit a thickness less than or equal to about 30 nm, such as less than or equal to about 15 nm, less than or equal to about 10, or less than or equal to about 5 nm.
- the thickness of the metal silicide material 112 is within a range of from about 1.5 nm to about 12 nm, such as within a range of from about 5 nm to about 9 nm. In further embodiments, the thickness of the metal silicide material 112 is about 8 nm.
- the metal silicide material 112 may be formed of and include at least one metal silicide.
- the metal silicide material 112 may be formed of and include one or more of titanium silicide (TiSi x ), cobalt silicide (CoSi x ), tungsten silicide (WSi x ), tantalum silicide (TaSi x ), molybdenum silicide (MoSi x ), and nickel silicide (NiSi x ).
- the metal silicide material 112 comprises CoSi x (e.g., CoSi 2 ).
- the metal silicide material 112 comprises TiSi x (e.g., TiSi 2 ).
- the metal silicide material 112 may be substantially homogeneous or may be heterogeneous. In some embodiments, the metal silicide material 112 is substantially homogeneous, such that the metal silicide material 112 exhibits a substantially uniform (e.g., even, non-variable) distribution of the elements thereof. For example, amounts (e.g., atomic concentrations) of each element (e.g., one or more metals, Si) included in the metal silicide material 112 may not vary throughout the dimensions (e.g., horizontal dimensions, vertical dimensions) of the metal silicide material 112 .
- the metal silicide material 112 is substantially heterogeneous, such that the metal silicide material 112 exhibits a substantially non-uniform (e.g., non-even, variable) distribution of one or more of the elements thereof.
- amounts e.g., atomic concentrations
- elements e.g., one or more metals, Si
- Amounts of the one or more elements may vary stepwise (e.g., change abruptly), or may vary continuously (e.g., change progressively, such as linearly, parabolically) throughout different portions of the metal silicide material 112 .
- the metal silicide material 112 may be formed using one or more conformal deposition processes, such as one or more of a conformal CVD process and an ALD process.
- the metal silicide material 112 may be formed using an ALD process.
- the ALD process includes exposing the semiconductive material 104 of the at least one metal-containing precursor to form an adsorbed metal-containing material on or over surfaces of the semiconductive material 104 .
- At least one ligand of the metal-containing precursor may promote or facilitate chemisorption of the metal-containing precursor to uncoordinated sites at the surfaces the semiconductive material 104 .
- chemisorb and “chemisorption” mean and include a mechanism wherein at least one precursor is adsorbed or bound to at least one surface of a material by way of chemical bonding, such as one or more of covalent bonding and ionic bonding. Thereafter, the adsorbed metal-containing material may be exposed to at least one reactant to form a thin film of metal of the adsorbed metal-containing material.
- the reactant comprises a silicon-containing reactant that react with the adsorbed metal-containing material and deposits a silicon material.
- the silicon-containing reactant may, for example, remove at least one ligand of the adsorbed metal-containing material to form the thin film of metal as well as a thin film of silicon vertically adjacent the thin film of metal.
- the microelectronic device structure 100 may then be subjected to at least one annealing process to enhance or facilitate material (e.g., metal) diffusion between thin film of metal and the silicon material (e.g., thin film of silicon) and form the metal silicide material 112 .
- the reactant does not include silicon.
- the reactant may, for example, be formulated to react with the adsorbed metal-containing material to remove at least one ligand of the adsorbed metal-containing material and form a thin film of metal.
- the microelectronic device structure 100 may then be subjected to at least one annealing process to enhance or facilitate material (e.g., metal) diffusion between the thin film of metal and the semiconductive material 104 to form the metal silicide material 112 .
- a metal nitride material 114 may be formed on or over exposed surfaces inside the opening 109 .
- the metal nitride material 114 may be conformally formed on exposed surfaces of the metal silicide material 112 and the dielectric liner material 106 exposed within the opening 109 .
- the metal nitride material 114 may substantially continuously extend across and substantially cover surfaces of the metal silicide material 112 and the dielectric liner material 106 .
- portions of the metal nitride material 114 may also be formed outside of the boundaries of the opening 109 , but may subsequently be removed while substantially maintaining portions within the boundaries of the opening 109 .
- the metal nitride material 114 when viewed from the X-Z plane, may be formed to exhibit a parabolic shape (e.g., a U-shape) within the second portion 113 of the opening 109 .
- a portion of the metal nitride material 114 within vertical boundaries of the second portion 113 of the opening 109 has a parabolic shape in a longitudinal cross-sectional plane (e.g., the X-Z plane).
- the metal nitride material 114 may be formed of and include at least one metal nitride.
- the metal nitride material 114 may comprise at least one refractory metal nitride, such as one or more nitrides of one or more elements of Groups IIIA, IVA, VA, and VIA of the Periodic Table of Elements, such as one or more of TiN y , WN y , TaN y , and MoN y .
- the metal nitride material 114 comprises TiN y (e.g., TiN).
- the metal nitride material 114 may be formed to exhibit a desirable thickness.
- a thickness of the metal nitride material 114 may, for example, be less than or equal to about 5 nm, such as less than or equal to about 2.5 nm, or less than or equal to about 2 nm. In some embodiments, the thickness of the metal nitride material 114 is within a range of from about 0.5 nm to about 2 nm. In further embodiments, the thickness of the metal nitride material 114 is about 1.5 nm.
- the metal nitride material 114 may be formed using one or more conventional conformal deposition processes, such as one or more of a conventional conformal CVD process and a conventional ALD process.
- the microelectronic device structure 100 (at the processing stage depicted in FIG. 1D ) may be provided into a deposition chamber (an ALD chamber, a CVD chamber) configured to receive alternating pulses of at least one metal-containing reactant and at least one nitrogen-containing reactant.
- the metal-containing reactant may comprise a complex of at least one metal species (e.g., Ti, W, Ta, Co, Mo, Ni) for inclusion in the metal nitride material 114 and at least one ligand formulated to react with the nitrogen-containing reactant to form at least a portion of the metal nitride material 114 .
- at least one metal species e.g., Ti, W, Ta, Co, Mo, Ni
- a conductive material 116 may be formed within a remaining (e.g., unfilled) portion of the opening 109 ( FIG. 1E ).
- the conductive material 116 may be formed on or over portions of the metal silicide material 112 and the metal nitride material 114 within the opening 109 ( FIG. 1E ).
- an upper portion of the conductive material 116 may be formed to extend beyond boundaries (e.g., an upper vertical boundary, horizontal boundaries) of the opening 109 ( FIG. 1E ). As shown in FIG.
- an upper surface of the conductive material 116 is formed to be substantially coplanar with upper surfaces of the metal nitride material 114 , the dielectric liner material 106 , and the isolation material 102 .
- the conductive material 116 may be formed to vertically extend beyond boundaries (e.g., vertical boundaries, horizontal boundaries) of the opening 109 .
- the metal silicide material 112 , the metal nitride material 114 , and the conductive material 116 may together form a conductive contact structure 117 of the microelectronic device structure 100 .
- the conductive contact structure 117 may, for example, be employed to couple a device (e.g., a transistor, such as a vertical transistor) including the semiconductive material 104 to an additional device (e.g., a capacitor) subsequently formed to overlie the device, as described in further detail below.
- the conductive material 116 of the conductive contact structure 117 may include an upper portion 118 within the boundaries of the first portion 111 of the opening 109 ( FIG. 1E ), and a lower portion 120 within the boundaries of the second portion 113 of the opening 109 ( FIG. 1E ).
- the upper portion 118 of the conductive material 116 may vertically extend (e.g., in the Z-direction) to the first depth D 1 of the first portion 111 of the opening 109 ( FIG. 1E ).
- the lower portion 120 may vertically terminate at a third depth D 3 above the second depth D 2 of the opening 109 .
- the vertical offset between the third depth D 3 and the second depth D 2 equals the sum of the thickness of the metal silicide material 112 and the thickness of the metal nitride material 114 .
- the lower portion 120 of the conductive material 116 may include a fourth width W 4 (e.g., first diameter) at an upper boundary thereof, and a fifth width W 5 (e.g., second diameter) less than the fourth width W 4 proximate a lower boundary thereof.
- a vertical height (e.g., in the Z-direction) of the lower portion 120 of the conductive material 116 may equal the third depth D 3 minus the first depth D 1 . As shown in FIG.
- the vertical height of the lower portion 120 of the conductive material 116 is greater than the vertical height (e.g., the first depth D 1 ) of the upper portion 118 of the conductive material 116 . In additional embodiments, the vertical height of the upper portion 118 of the conductive material 116 is greater than the vertical height of the lower portion 120 of the conductive material 116 .
- the upper portion 118 of the conductive material 116 may outwardly horizontally extend beyond maximum horizontal dimensions (e.g., in the X-direction, in the Y-direction) of the lower portion 120 of the conductive material 116 .
- a majority of the upper portion 118 of the conductive material 116 may have a sixth width W 6 (e.g., diameter) greater than the fourth width W 4 of the lower portion 120 at the upper boundary of the lower portion 120 .
- the sixth width W 6 may be substantially uniform, such that the upper portion 118 of the conductive material 116 exhibits horizontal boundaries (e.g., sidewalls) oriented substantially perpendicular to an upper surface of the conductive material 116 . As shown in FIG.
- a vertically lower region of the upper portion 118 of the conductive material 116 proximate the lower boundary (e.g., as defined by the first depth D 1 ) of the first portion 111 ( FIG. 1C ) of the opening 109 ( FIG. 1C ) may exhibit variable widths (e.g., diameters) in downward vertical direction (e.g., the negative Z-direction) from the sixth width W 6 to the fourth width W 4 of the lower portion 120 at the upper boundary of the lower portion 120 .
- the upper portion 118 of the conductive material 116 has a substantially uniform width along a vertical height of the upper portion 118 (e.g., the sixth width W 6 is equal to the fourth width W 4 of the lower portion 120 at the upper boundary of the lower portion 120 ).
- the lower portion 120 of the conductive material 116 may have a tapered longitudinal cross-sectional profile defining additional widths (e.g., diameters) varying from the fourth width W 4 at the upper boundary thereof to the fifth width W 5 at the lower boundary thereof.
- the fourth width W 4 of the lower portion 120 may, for example, be within a range of from about 20 nm to about 28 nm, such as from about 22 nm to about 26 nm, or about 24 nm.
- the fifth width W 5 of the lower portion 120 may, for example, be within a range of from about 8 nm to about 14 nm, such as from about 9 nm to about 13 nm, or from about 10 nm to about 12 nm.
- the ratio of the fifth width W 5 of the lower portion 120 of conductive material 116 to the fourth width W 4 of the lower portion 120 of conductive material 116 may be within a range of from about 1:7 to about 1:1.5, such as from about 1:5 to about 1:2, about 1:3, or about 1:4.
- the conductive material 116 has a substantially dome-shaped surface at the lower boundary thereof to mitigate (e.g., substantially eliminate) oxygen defects created during the first material removal process and/or during the second material removal processes.
- the ratio of the fifth width W 5 of the lower portion 120 of the conductive material 116 to the fourth width W 4 of the lower portion 120 of the conductive material 116 is within a range of from about 1:5 to about 1:2.
- the lower portion 120 may be formed to exhibit a desired tapered shape (e.g., cone, dome, pyramid, or any combination thereof).
- the conductive material 116 may be formed of and include at least one conductive material. In some embodiments, the conductive material 116 is formed of and includes W. The conductive material 116 may be substantially homogeneous, or may be heterogeneous.
- the conductive material 116 may be formed using conventional processes (e.g., conventional material deposition process, conventional material removal processes), which are not described in detail herein.
- the conductive material 116 may be non-conformally formed (e.g., non-conformally deposited through one or more of a PVD process and a non-conformal CVD process) on exposed surfaces of the microelectronic device structure 100 inside and outside of the opening 109 ( FIG. 1F ); and then portions of the conductive material 116 outside of the boundaries of the opening 109 ( FIG. 1F ) may be removed (e.g., by way of an abrasive planarization process, such as a CMP process) while maintaining additional portions within the boundaries of the opening 109 ( FIG. 1F ).
- an abrasive planarization process such as a CMP process
- an upper region of the conductive contact structure 117 may include the upper portion 118 of the conductive material 116 and an upper portion of the metal nitride material 114 , but may be substantially free of the metal silicide material 112 within vertical boundaries thereof.
- a lower region of the conductive contact structure 117 may include the lower portion 120 of the conductive material 116 , a lower portion of the metal nitride material 114 , and substantially all of the metal silicide material 112 within vertical boundaries thereof.
- the lower region of the conductive contact structure 117 exhibits a tapered profile. As shown in FIG.
- the metal nitride material 114 of the conductive contact structure 117 substantially surrounds outer side surfaces (e.g., outer sidewalls) of the upper portion 118 and the lower portion 120 of the conductive material 116 .
- the metal silicide material 112 substantially covers outer surfaces of the metal nitride material 114 within vertical boundaries of the second portion 113 ( FIG. 1F ) of the opening 109 ( FIG. 1E ).
- aspects (e.g., processing acts and structures) of the methods described above with reference to FIGS. 1A through 1F may be employed in additional methods of forming a microelectronic device to facilitate one or more benefits (e.g., at least some of the benefits effectuated by the methods previously described with reference to FIGS. 1A through 1F , and/or additional benefits) as compared to conventional methods and conventional microelectronic device.
- benefits e.g., at least some of the benefits effectuated by the methods previously described with reference to FIGS. 1A through 1F , and/or additional benefits
- the method described with reference to FIGS. 1A-1F may be employed to facilitate the formation of a microelectronic device structure (e.g., the microelectronic device structure 100 at or after the processing stage depicted in FIG. 1F ) exhibiting enhanced properties as compared to conventional methods and conventional microelectronic device structures.
- a microelectronic device structure e.g., the microelectronic device structure 100 at or after the processing stage depicted in FIG. 1F
- forming the opening 109 may increase the surface area of the metal silicide material 112 formed therein by about five or about six times compared to the surface area of a metal silicide material having a conventional geometric configuration formed by conventional processes.
- the increased surface area of the metal silicide material 112 may, for example, facilitate decreased conductive contact resistances and increased current (e.g., source-drain currents (I ds )) in a microelectronic device including microelectronic device structure 100 as compared to conventional microelectronic devices formed through conventional methods. Furthermore, forming rounded (e.g., arcuate) interfaces between the lower portions of the metal silicide material 112 , the metal nitride material 114 , and the conductive material 116 may reduce oxide defects that may be created by material removal processes (e.g., etching).
- material removal processes e.g., etching
- a method of forming a microelectronic device comprises forming a tapered opening extending into a semiconductive material.
- the method additionally comprises substantially covering portions of the semiconductive material exposed within the tapered opening with a metal silicide material.
- the method further comprises substantially covering surfaces of the metal silicide material within boundaries of the tapered opening with a metal nitride material.
- the method yet further comprises forming a conductive material over surfaces of the metal nitride material within the boundaries of the tapered opening.
- FIG. 2 is a simplified, partial cross-sectional view illustrating a microelectronic device structure 200 , in accordance with additional embodiments of the disclosure.
- functionally similar features e.g., structures, materials
- similar reference numerals incremented by 100 To avoid repetition, not all features shown in FIG. 2 are described in detail herein. Rather, unless described otherwise below, a feature in FIG. 2 designated by a reference numeral that is a 100 increment of the reference numeral of a previously described feature will be understood to be substantially similar to the previously described feature.
- the microelectronic device structure 200 shown in FIG. 2 may be substantially similar to and may be formed in substantially the same manner as microelectronic device structure 100 through the processing stage previously described with reference to FIG. 1F , except that the depths D 1 , D 2 , D 3 and taper angle ⁇ associated with the conductive contact structure 217 are different than those illustrated in FIGS. 1D through 1F .
- the first depth D 1 of the upper portion 218 of the conductive material 216 may be formed to be greater than the first depth D 1 of the upper portion 118 ( FIG. 1F ) of the conductive material 116 ( FIG. 1F ) of the microelectronic device structure 100 ( FIG.
- third depth D 3 of the lower portion 220 of the conductive material 216 may be formed to be less than the third depth D 3 of the lower portion 120 ( FIG. 1F ) of the conductive material 116 ( FIG. 1F ) of the microelectronic device structure 100 ( FIG. 1F ).
- the taper angle ⁇ of portions of each of the semiconductive material 204 , the metal silicide material 212 , the metal nitride material 214 , and the lower portion 220 of the conductive material 216 within vertical boundaries of the second portion 213 of an opening (e.g., corresponding to the opening 109 ( FIGS.
- the conductive contact structure 217 may be greater than the taper angle ⁇ of portions of each of the semiconductive material 104 , the metal silicide material 112 , the metal nitride material 114 , and the lower portion 120 of the conductive material 116 of the conductive contact structure 117 of the microelectronic device structure 100 .
- FIG. 3 is a simplified, partial cross-sectional view of a microelectronic device structure 300 including an array of memory cells 301 , in accordance with embodiments of the disclosure.
- An individual memory cell 301 of the microelectronic device structure 300 may include a vertical transistor 330 , and a capacitor 340 vertically overlying the vertical transistor 330 .
- the vertical transistor 330 may include a conductive contact structure 317 substantially similar to and formed in substantially the same manner as one of the conductive contact structure 117 ( FIG. 1F ) and the conductive contact structure 217 ( FIG.
- the conductive contact structure 317 may be vertically interposed between a semiconductive material 304 of the vertical transistor 330 and the capacitor 340 .
- the microelectronic device structure 300 including each memory cell 301 thereof, further includes additional features (e.g., structures, materials, devices), as described in further detail below.
- the conductive contact structure 317 of an individual vertical transistor 330 of an individual memory cell 301 may be used to couple the vertical transistor 330 of the memory cell 301 to the capacitor 340 of the memory cell 301 .
- the conductive contact structure 317 may be employed as a contact for the vertical transistor 330 .
- the conductive contact structure 317 may include a metal silicide material 312 , a metal nitride material 314 , and a conductive material 316 .
- the metal silicide material 312 , the metal nitride material 314 , and the conductive material 316 may respectively be substantially similar to and may individually be formed in substantially the same manner as the metal silicide material 112 ( FIG. 1F ), the metal nitride material 114 ( FIG. 1F ), and the conductive material 116 ( FIG. 1F ) of the conductive contact structure 117 ( FIG. 1F ) previously described herein.
- the vertical transistor 330 of each memory cell 301 may further include semiconductive material 304 , one or more (e.g., one, two) gate electrodes 326 laterally neighboring and within vertical boundaries of the semiconductive material 304 , and a dielectric liner material 306 laterally intervening between the semiconductive material 304 and the at least one gate electrode 326 .
- the semiconductive material 304 may be employed as a channel material for the vertical transistor 330 .
- the semiconductive material 304 may be substantially similar to and may be formed in substantially the same manner as the semiconductive material 104 ( FIG. 1F ) previously described herein.
- the dielectric liner material 306 may be employed as a gate dielectric material for the vertical transistor 330 .
- the dielectric liner material 306 may be substantially similar to the dielectric liner material 106 ( FIG. 1F ) previously described herein.
- an individual vertical transistor 330 is formed to exhibit a “double-gated” configuration wherein the vertical transistor 330 includes two gate electrodes 326 laterally neighboring two opposing sides of the semiconductive material 304 , and portions of the dielectric liner material 306 laterally intervenes between the semiconductive material 304 and each of the two gate electrodes 326 .
- individual vertical transistor 330 is be formed to exhibit a “single-gate” configuration wherein the vertical transistor 330 includes one of the gate electrodes 326 laterally neighboring a side of the semiconductive material 304 , but does not include one of the gate electrodes 326 laterally neighboring an opposing side of the semiconductive material 304 .
- an isolation material 302 may laterally neighbor the opposing side of the semiconductive material 304 in place of a second gate electrode 326 .
- the gate electrodes 326 may be formed of and include at least one conductive material, such as one or more of a metal, a metal alloy, a conductive metal oxide, a conductive metal nitride, a conductive metal silicide, and a conductively doped semiconductor material.
- the gate electrodes 326 may, for example, be formed of and include one or more of W, WN, Ni, Ta, TaN, TaSi, Pt, Cu, Ag, Au, Al, Mo, Ti, TiN, TiSi, TiSiN, TiAlN, MoN, Ir, IrO x , Ru, RuO x , RuTiN, and conductively doped silicon.
- the capacitor 340 thereof may be coupled to the vertical transistor 330 thereof.
- the capacitor 340 thereof is at least partially (e.g., substantially) horizontally aligned with the vertical transistor 330 thereof.
- the capacitor 340 thereof is horizontally offset from with the vertical transistor 330 thereof.
- a redistribution structure may be employed to couple the capacitor 340 of the memory cell 301 to the vertical transistor 330 of the memory cell 301 .
- the capacitor 340 may be configured to store a charge representative of a programmable logic state.
- the capacitor 340 of an individual memory cell 301 comprises a ferroelectric capacitor.
- the capacitor 340 may, for example, including a first electrode 342 (e.g., a lower electrode), a second electrode 346 (e.g., an upper electrode), and a dielectric structure 344 between the first electrode 342 and the second electrode 346 .
- the first electrode 342 and the second electrode 346 may each individually comprise at least one conductive material (e.g., one or more of W, WN, Ni, Ta, TaN, TaSi, Pt, Cu, Ag, Au, Al, Mo, Ti, TiN, TiSi, TiSiN, TiAlN, MoN, Ir, IrO x , Ru, RuO x , RuTiN, and conductively doped silicon).
- conductive material e.g., one or more of W, WN, Ni, Ta, TaN, TaSi, Pt, Cu, Ag, Au, Al, Mo, Ti, TiN, TiSi, TiSiN, TiAlN, MoN, Ir, IrO x , Ru, RuO x , RuTiN, and conductively doped silicon).
- the dielectric structure 344 may, for example, comprise a high dielectric constant (HDC) dielectric material (e.g., a dielectric material having a dielectric constant greater than or equal to about 20), such as one or more of barium strontium titanate (BST), lead ziconate titanate (PZT), lead lanthanum zirconate titanate (PLZT), lead scandium tantalate (PST), strontium bismuth tantalate (SBT), barium bismuth tantalate (BBT), barium titanate (BT), strontium titanate (ST), and tantalum pentoxide (Ta 2 O 5 ).
- HDC high dielectric constant
- the microelectronic device structure 300 may further include isolation material 302 laterally intervening between each vertical transistor 330 and vertically overlying linear conductive structures 350 , optional additional linear conductive structures 352 vertically interposed between the isolation material 302 and the linear conductive structures 350 , and an additional isolation material 354 vertically overlying the isolation material 302 and laterally intervening between each capacitor 340 .
- the isolation material 302 may be formed to horizontally intervene between horizontally neighboring vertical transistors 330 .
- the isolation material 302 may extend from and between vertical boundaries of the dielectric liner material 306 of the vertical transistors 330 .
- the isolation material 302 may be substantially similar to and may be formed in substantially the same manner as the isolation material 102 ( FIG. 1F ) previously described herein.
- the linear conductive structures 350 may be formed of and include at least one conductive material, such as one or more of a metal, an alloy, a conductive metal oxide, a conductive metal nitride, a conductive metal silicide, and a conductively doped semiconductor material.
- a conductive material such as one or more of a metal, an alloy, a conductive metal oxide, a conductive metal nitride, a conductive metal silicide, and a conductively doped semiconductor material.
- the linear conductive structures 350 may individually be formed of and include one or more of Ru, W, WN x , Ni, Ta, TaN x , TaSi x , Pt, Cu, Ag, Au, Al, Mo, Ti, TiN x , TiSi x , TiSi x N y , TiAl x N y , MoN x , Ir, IrOx, RuO x , RuTi x N y , and conductively doped silicon.
- the linear conductive structures 350 serve as digit lines (e.g., data lines, bit lines) for the microelectronic device structure.
- the microelectronic device structure 300 may be formed to include multiple rows of the linear conductive structures 350 extending in parallel in the X-direction and separated from one another in the Y-direction. Each linear conductive structure 350 may be coupled to and shared by a row of the memory cells 301 .
- the linear conductive structures 350 may be formed to exhibit desired lateral dimensions (e.g., X-direction, Y-direction).
- desired lateral dimensions e.g., X-direction, Y-direction
- the dimensions of an individual linear conductive structure 350 may be selected at least partially based on a function of the microelectronic device structure 300 and on dimensions and desired spacing of additional components (e.g., transistors).
- Individual linear conductive structures 350 may exhibit relatively larger dimensions in a first lateral direction (e.g., X-direction) and exhibit relatively smaller dimensions in a second lateral direction (e.g., Y-direction), perpendicular to the first lateral direction.
- the additional linear conductive structures 352 may be formed on or over the linear conductive structures 350 .
- the additional linear conductive structures 352 may laterally extend in substantially the same direction (e.g., X-direction), and may exhibit substantially similar lateral dimensions (e.g., in the X-direction, in the Y-direction) as the linear conductive structures 350 .
- the additional linear conductive structures 352 may exhibit a reduced thickness (e.g., in the Z-direction) relative to the linear conductive structures 350 .
- Portions of the additional linear conductive structures 352 may be removed such that the semiconductive material 304 of the vertical transistors 330 vertically extends to upper surfaces of the linear conductive structures 350 .
- Each individual additional linear conductive structure 352 may serve as a contact shared by a row of the vertical transistors 330 (and, hence, a row of the memory cells 301 ).
- the additional linear conductive structure 352 may be formed of and include at least one conductive material, such as one or more of a metal, an alloy, a conductive metal oxide, a conductive metal nitride, a conductive metal silicide, and a conductively doped semiconductor material.
- the additional linear conductive structures 352 may individually be formed of and include one or more of Ru, W, WN x , Ni, Ta, TaN x , TaSi x , Pt, Cu, Ag, Au, Al, Mo, Ti, TiN x , TiSi x , TiSi x N y , TiAl x N y , MoN x , Ir, IrO x , RuO x , RuTi x N y , and conductively doped silicon.
- the additional isolation material 354 may be formed to horizontally intervene between horizontally neighboring capacitors 340 .
- the additional isolation material 354 may extend from and between vertical boundaries of the first electrodes 342 of the capacitors 340 .
- portions of the additional isolation material 354 may be removed to form openings in the additional isolation material 354 , and then the material of the capacitors 340 may formed within the openings.
- the additional isolation material 354 may be formed of an insulative material, such as one or more of a dielectric oxide material (e.g., SiO x ) and a dielectric nitride material (e.g., SiN y ). In some embodiments, the additional isolation material 354 is formed of and includes SiO 2 . In additional embodiments, the additional isolation material 354 is formed of and includes Si 3 N 4 .
- a dielectric oxide material e.g., SiO x
- a dielectric nitride material e.g., SiN y
- the additional isolation material 354 is formed of and includes SiO 2 . In additional embodiments, the additional isolation material 354 is formed of and includes Si 3 N 4 .
- FIG. 3 depicts memory cells 301 individually including a vertical transistor 330 operatively associated with a conductive contact structure 317 of the disclosure
- the disclosure is not so limited. Rather, conductive contact structures of the disclosure may be operatively associated with horizontal transistors of the disclosure included in additional memory cells of the disclosure.
- FIG. 4 is a simplified, partial cross-sectional view illustrating a microelectronic device structure 400 including a horizontal transistor 430 , in accordance with embodiments of the disclosure.
- a horizontal transistor 430 includes a source region 432 , a drain region 434 , a channel region 405 horizontally interposed between the source region 432 and the drain region 434 , a gate electrode 426 vertically over and within horizontal boundaries of the channel region 405 , and a dielectric material 406 vertically interposed between the channel region 405 and the gate electrode 426 .
- the source region 432 , the drain region 434 , and the channel region 405 may each be portions of a semiconductive material 404 .
- the gate electrode 426 is formed vertically above an uppermost boundary of the semiconductive material 404 , and the dielectric material 406 is vertically interposed between the uppermost boundary of the semiconductive material 404 and the gate electrode 426 .
- the gate electrode 426 is formed at least partially (e.g., substantially) vertically below the uppermost boundary of the semiconductive material 404 .
- the gate electrode 426 may be formed to be at least partially (e.g., substantially) embedded within the semiconductive material 404 .
- the dielectric material 406 is interposed between the semiconductive material 404 and the gate electrode 426 .
- the channel region 405 follows an arcuate path around peripheral portions of the gate electrode 426 and the dielectric material 406 within the semiconductive material 404 .
- the microelectronic device structure 400 further includes conductive contact structures 417 operatively associated with the source region 432 and the drain region 434 of an individual horizontal transistor 430 .
- the conductive contact structures 417 may be employed to couple the horizontal transistor 430 to additional structures of the microelectronic device structure 400 .
- the conductive contact structure 417 operatively associated with the drain region 434 of the horizontal transistor 430 may couple the horizontal transistor 430 to a capacitor 440 to form a memory cell 401 .
- the conductive contact structure 417 operatively associated with the source region 434 of the horizontal transistor 430 may couple the horizontal transistor 430 to a conductive line structure 421 (e.g., a conductive line structure, such as a digit line structure).
- Each conductive contact structure 417 may individually be formed within the source region 432 or the drain region 434 of the horizontal transistor 430 .
- each conductive contact structure 417 may include a metal silicide material 412 , a metal nitride material 414 on or over the metal nitride material 414 , and a conductive material 416 on or over the metal nitride material 414 .
- the conductive contact structures 417 (including the metal silicide material 412 , the metal nitride material 414 , and the conductive material 416 thereof) of the horizontal transistor 430 may individually be formed to have geometric configurations (e.g., dimensions, shapes) similar to as a portion (e.g., lower portion) of the conductive contact structure 117 ( FIG. 1F ) formed within the second portion 113 ( FIG. 1F ) of the opening 109 ( FIG. 1E ).
- the microelectronic device structure 400 may be subjected to at least one material removal process (e.g., etching) to remove portions of material (e.g., doped semiconductive material) within the source region 432 and the drain region 434 and form openings within each of the source region 432 and the drain region 434 to a depth D 1 .
- the depth D 1 e.g., vertical height
- each of the openings (and, hence, of the conductive contact structures 417 ) is less than or equal to 40 nm, such as from about 10 nm to about 35 nm, from about 12 nm to about 27 nm, or from about 17 nm to about 20 nm.
- the material removal process may form the openings to have tapered profiles within the source region 432 and the drain region 434 substantially similar to that of the second portion 113 ( FIG. 1E ) of the opening 109 ( FIG. 1E ).
- the metal silicide material 412 , the metal nitride material 414 , and the conductive material 416 may be formed, in sequence, within the openings.
- the metal silicide material 412 , the metal nitride material 414 , and the conductive material 416 may have material compositions and thicknesses substantially similar to and may be formed in substantially the same manner as the metal silicide material 112 ( FIG. 1F ), the metal nitride material 114 ( FIG. 1F ), and the conductive material 116 ( FIG. 1F ) previously described herein, respectively.
- the metal silicide material 412 and the metal nitride material 414 may individually be formed to exhibit a parabolic shape (e.g., a U-shape) within the source region 432 and the drain region 434 when viewed from the X-Z plane.
- a parabolic shape e.g., a U-shape
- uppermost surfaces of the metal silicide material 412 , the metal nitride material 414 , and the conductive material 416 may be formed to be substantially coplanar one another.
- the uppermost surfaces of the conductive contact structures 417 are formed to be substantially coplanar with uppermost surfaces of the source region 432 and the drain region 434 .
- the uppermost surfaces of the conductive contact structures 417 are formed to be vertically offset from the uppermost surfaces of the source region 432 and the drain region 434 . As shown in FIG.
- the conductive contact structures 417 may be coupled to additional conductive structures 419 to couple the conductive contact structures 417 (and, hence, the horizontal transistor 430 ) to additional features (e.g., structures, materials, devices) of a microelectronic device formed to include the horizontal transistor 430 .
- the semiconductive material 404 may be formed of and include at least one semiconductive material, such as one or more of a silicon material, a silicon-germanium material, a germanium material, a gallium arsenide material, a gallium nitride material, and an indium phosphide material.
- the semiconductive material 404 may be formed of and include at least one silicon material (e.g., monocrystalline silicon, polycrystalline silicon).
- the source region 432 and the drain region 434 of the horizontal transistor 430 may comprise conductively-doped regions of the semiconductive material 404 .
- the source region 432 and the drain region 434 individually comprise semiconductor material (e.g., polysilicon) doped with one or more P-type dopants (e.g., one or more of boron, aluminum, and gallium).
- the source region 432 and the drain region 434 individually comprise semiconductor material (e.g., polysilicon) doped with one or more N-type conductivity materials (e.g., one or more of arsenic, phosphorous, antimony, and bismuth).
- the channel region 405 of the horizontal transistor 430 may comprise a doped region or an undoped region of the semiconductive material 404 .
- the channel region 405 comprises a substantially undoped region of the semiconductive material 404 .
- the gate electrode 426 of the horizontal transistor 430 may be formed of and include at least one conductive material, such as one or more of a metal, an alloy, a conductive metal oxide, a conductive metal nitride, a conductive metal silicide, and a conductively doped semiconductive material.
- the gate electrode 426 may, for example, be formed of and include one or more of W, WN y , Ni, Ta, TaN y , TaSi x , Pt, Cu, Ag, Au, Al, Mo, Ti, TiN y , TiSi x , TiSi x N y , TiAl x N y , MoN x , Ir, IrO z , Ru, and RuO z .
- Microelectronic device structures e.g., the microelectronic device structures 100 , 200 , 300 , 400 previously described with reference to FIGS. 1F, 2, 3, and 4 , respectively
- microelectronic devices e.g., memory devices
- FIG. 5 illustrated is a functional block diagram of the memory device 500 , in accordance with an embodiment of the disclosure.
- the memory device 500 may include, for example, an embodiment of one or more of the microelectronic device structures (e.g., microelectronic device structures 100 , 200 , 300 , 400 ) previously described herein. As shown in FIG.
- the memory device 500 may include memory cells 501 , digit lines 502 , word lines 504 , a row decoder 506 , a column decoder 508 , a memory controller 510 , a sense device 512 , and an input/output device 514 .
- the memory cells 501 of the memory device 500 may, for example, correspond to the memory cell 301 previously described herein with reference to FIG. 3 .
- the memory cells 501 are programmable to at least two different logic states (e.g., logic 0 and logic 1). Portions of the microelectronic device structures 100 , 200 , 300 , 400 previously described herein may form portions of the memory cells 501 of the memory device 500 .
- Each memory cell 501 may individually include a capacitor (e.g., the capacitor 340 ( FIG. 3 )) and a transistor (e.g., the vertical transistor 330 ( FIG. 3 ), or the horizontal transistor 430 ( FIG. 4 )) previously described herein.
- the capacitor stores a charge representative of the programmable logic state (e.g., a charged capacitor may represent a first logic state, such as a logic 1; and an uncharged capacitor may represent a second logic state, such as a logic 0) of the memory cell 501 .
- the transistor grants access to the capacitor upon application of a minimum threshold voltage to a semiconductive channel thereof for operations (e.g., reading, writing, rewriting) on the storage node structure.
- the digit lines 502 are connected to the capacitors (e.g., the capacitors 340 ( FIG. 3 )) of the memory cells 501 by way of the transistors of the memory cells 501 .
- the word lines 504 extend perpendicular to the digit lines 502 , and are connected to gates of the transistors of the memory cells 501 . Operations may be performed on the memory cells 501 by activating appropriate digit lines 502 and word lines 504 . Activating a digit line 502 or a word line 504 may include applying a voltage potential to the digit line 502 or the word line 504 .
- Each column of memory cells 501 may individually be connected to one of the digit lines 502 , and each row of the memory cells 501 may individually be connected to one of the word lines 504 . Individual memory cells 501 may be addressed and accessed through the intersections (e.g., cross points) of the digit lines 502 and the word lines 504 .
- the memory controller 510 may control the operations of memory cells 501 through various components, including the row decoder 506 , the column decoder 508 , and the sense device 512 .
- the memory controller 510 may generate row address signals that are directed to the row decoder 506 to activate (e.g., apply a voltage potential to) predetermined word lines 504 , and may generate column address signals that are directed to the column decoder 508 to activate (e.g., apply a voltage potential to) predetermined digit lines 502 .
- the memory controller 510 may also generate and control various voltage potentials employed during the operation of the memory device 500 . In general, the amplitude, shape, and/or duration of an applied voltage may be adjusted (e.g., varied), and may be different for various operations of the memory device 500 .
- a memory cell 501 may be read (e.g., sensed) by the sense device 512 .
- the sense device 512 may compare a signal (e.g., a voltage) of an appropriate digit line 502 to a reference signal in order to determine the logic state of the memory cell 501 . If, for example, the digit line 502 has a higher voltage than the reference voltage, the sense device 512 may determine that the stored logic state of the memory cell 501 is a logic 1, and vice versa.
- the sense device 512 may include transistors and amplifiers to detect and amplify a difference in the signals (commonly referred to in the art as “latching”).
- the detected logic state of a memory cell 501 may be output through the column decoder 508 to the input/output device 514 .
- the memory cell 501 may be set (e.g., written) by similarly activating an appropriate word line 504 and an appropriate digit line 502 of the memory device 500 .
- the memory cell 501 may be set (e.g., a logic value may be stored in the memory cell 501 ).
- the column decoder 508 may accept data from the input/output device 514 to be written to the memory cells 501 .
- a memory cell 501 may also be refreshed (e.g., recharged) by reading the memory cell 501 .
- the read operation will place the contents of the memory cell 501 on the appropriate digit line 502 , which is then pulled up to full level (e.g., full charge or discharge) by the sense device 512 .
- full level e.g., full charge or discharge
- a memory device comprises word lines, digit lines, and memory cells coupled to the word lines and the digit lines.
- Each memory cell comprises a vertical transistor and a capacitor.
- the vertical transistor comprises a lower contact structure, a channel structure, at least one gate electrode, and an upper contact structure.
- the lower contact structure is coupled to one of the digit lines.
- the channel structure at least partially vertically overlies the lower contact structure.
- the at least one gate electrode horizontally neighbors the channel structure.
- the upper contact structure partially vertically overlies the channel structure.
- the upper contact structure comprises a lower portion and an upper portion. The lower portion vertically extends into the channel structure and exhibits decreasing horizontal cross-sectional areas at progressively lower vertical elevations within the channel structure.
- the upper portion vertically overlies an uppermost boundary of the channel structure and exhibits a substantially uniform horizontal cross-sectional area across at least a majority of a vertical height thereof.
- the capacitor vertically overlies and is coupled to the upper portion of the upper conductive contact structure of the vertical transistor.
- Microelectronic device structures e.g., the microelectronic device structures 100 , 200 , 300 , 400 previously described with reference to FIGS. 1F, 2, 3, and 4 , respectively
- microelectronic devices e.g., the memory device 500 previously described with reference to FIG. 5
- FIG. 6 illustrated a functional block diagram of an electronic system 600 , in accordance with embodiments of the disclosure.
- the electronic system 600 may comprise, for example, a computer or computer hardware component, a server or other networking hardware component, a cellular telephone, a digital camera, a personal digital assistant (PDA), portable media (e.g., music) player, a Wi-Fi or cellular-enabled tablet such as, for example, an iPad® or SURFACE® tablet, an electronic book, a navigation device, etc.
- the electronic system 600 includes at least one memory device 602 .
- the memory device 602 may comprise, for example, an embodiment of one or more of a microelectronic device structure (e.g., the microelectronic device structures 100 , 200 , 300 , 400 ) and a microelectronic device (e.g., the memory device 500 ) previously described herein.
- the electronic system 600 may further include at least one electronic signal processor device 604 (often referred to as a “microprocessor”).
- the electronic signal processor device 604 may, optionally, include an embodiment of a microelectronic device structure (e.g., the microelectronic device structures 100 , 200 , 300 , 400 ) and a microelectronic device (e.g., the memory device 500 ) previously described herein.
- the memory/processor device may include one or more of a microelectronic device structure (e.g., the microelectronic device structures 100 , 200 , 300 , 400 ) and a microelectronic device (e.g., the memory device 500 ) previously described herein.
- a microelectronic device structure e.g., the microelectronic device structures 100 , 200 , 300 , 400
- a microelectronic device e.g., the memory device 500
- the electronic system 600 may further include one or more input devices 606 for inputting information into the electronic system 600 by a user, such as, for example, a mouse or other pointing device, a keyboard, a touchpad, a button, or a control panel.
- the electronic system 600 may further include one or more output devices 608 for outputting information (e.g., visual or audio output) to a user such as, for example, a monitor, a display, a printer, an audio output jack, and/or a speaker.
- the input device 606 and the output device 608 may comprise a single touchscreen device that can be used both to input information to the electronic system 600 and to output visual information to a user.
- the input device 606 and the output device 608 may communicate electrically with one or more of the memory device 602 and the electronic signal processor device 604 .
- an electronic system comprises an input device, an output device, a processor device operably coupled to the input device and the output device, and a memory device operably coupled to the processor device.
- the memory device comprises a semiconductive material and a tapered conductive contact structure vertically extending into the semiconductive material.
- the tapered conductive contact structure comprises a metal silicide material, a metal nitride material, and a conductive material.
- the metal silicide material is on the semiconductive material and is substantially horizontally surrounded by the semiconductive material across an entire vertical height of the metal silicide material.
- the metal nitride material is on the metal silicide material and is substantially horizontally surrounded by the metal silicide material across less than or equal to an entire vertical height of the metal nitride material.
- the conductive material is on the metal nitride material and is substantially horizontally surrounded by the metal nitride material across less than or equal to an entire vertical height of the conductive material.
- the methods of the disclosure may facilitate the formation of microelectronic devices (e.g., microelectronic devices, transistors, memory devices) and systems (e.g., electronic systems) having one or more of increased performance, increased efficiency, increased reliability, and increased durability as compared to conventional devices (e.g., conventional access devices, conventional semiconductor devices, conventional memory devices) and conventional systems (e.g., conventional electronic systems).
- microelectronic devices e.g., microelectronic devices, transistors, memory devices
- systems e.g., electronic systems
- conventional devices e.g., conventional access devices, conventional semiconductor devices, conventional memory devices
- conventional systems e.g., conventional electronic systems
Abstract
A microelectronic device comprises a conductive structure, a metal nitride material, and a metal silicide material. The conductive structure comprises a first portion having a first width, and a second portion under the first portion and extending into a semiconductive material. The second portion has a tapered profile defining additional widths varying from the first width at an upper boundary of the second portion to a second width less than the first width at a lower boundary of the second portion. The metal nitride material substantially surrounds outer surfaces of the first portion and the second portion of the conductive structure. The metal silicide material substantially covers outer surfaces of the metal nitride material within vertical boundaries of the second portion of the conductive structure. Related methods, memory devices, and electronic systems are also described.
Description
- Embodiments of the disclosure relate to the field of semiconductor device design and fabrication. More specifically, embodiments of the disclosure relate to methods of forming a microelectronic device, and to related microelectronic device, memory devices, and electronic systems.
- Microelectronic device designers often desire to increase the level of integration or density of features within a microelectronic device by reducing the dimensions of the individual features and by reducing the separation distance between neighboring features. In addition, microelectronic device designers often seek to design architectures that are not only compact, but offer performance advantages, as well as simplified designs.
- One example of a semiconductor device is a memory device. Memory devices are generally provided as internal integrated circuits in computers or other electronic devices. There are many species of memory including, but not limited to, random-access memory (RAM), read-only memory (ROM), dynamic random access memory (DRAM), synchronous dynamic random access memory (SDRAM), ferroelectric random access memory (FeRAM), FLASH memory, and resistance variable memory. Non-limiting examples of resistance variable memory include resistive random access memory (ReRAM), conductive bridge random access memory (conductive bridge RAM), magnetic random access memory (MRAM), phase change material (PCM) memory, phase change random access memory (PCRAM), spin-torque-transfer random access memory (STTRAM), oxygen vacancy-based memory, and programmable conductor memory.
- A typical memory cell of a memory device includes an access device e.g., a transistor) and a memory storage structure (e.g., a capacitor). The access device generally includes a channel region between a pair of source/drain regions, and a gate configured to electrically connect the source/drain regions to one another through the channel region. The access devices can comprise planar access devices or vertical access devices. Planar access devices can be distinguished from vertical access devices based upon the direction of current flow between the source and drain regions thereof. Current flow between the source and drain regions of a vertical access device is primarily substantially orthogonal (e.g., perpendicular) to a primary (e.g., major) surface of a substrate or base structure thereunder, and current flow between source and drain regions of a planar access device is primarily parallel to the primary surface of the substrate or base thereunder.
- Conventional methods of forming memory cells for memory devices can negatively impact desirable electrical properties of the memory cells and the memory devices. For example, a conductive contact included in conventional memory cell may employ a metal silicide (e.g., cobalt disilicide (CoSi2)) to decrease contact resistance, as well as a metal nitride (e.g., titanium nitride (TiN)) liner to facilitate adhesion of a conductive structure (e.g., a conductive plug) to the metal silicide. However, it can be difficult to form metal silicide to a substantially uniform thickness at relatively small contact diameters (e.g., diameters less than or equal to about 10 nanometers (nm)), resulting in metal silicide detachment problems (e.g., due to void creation in the metal silicide) and/or undesirable leakage currents (e.g., due to undesirable metal silicide growth into a silicon-containing region of the memory cell, such as a source/drain region of an access device thereof). Metal silicide oxidation can also undesirably increase contact resistance, requiring complex cleaning strategies (especially at relatively small contact diameters). Conventional methods of forming the metal nitride liner can also undesirability limit the size of the conductive structure subsequently formed thereover, which may undesirably increase contact resistance and/or may require complex alignment processes to connect other structures to the conductive structure.
-
FIGS. 1A through 1F are simplified, partial cross-sectional views illustrating a microelectronic device structure at different processing stages of a method of forming a microelectronic device, in accordance with embodiments of the disclosure. -
FIG. 2 is a simplified, partial cross-sectional view illustrating a microelectronic device structure, in accordance with an additional embodiment of the disclosure. -
FIG. 3 is a simplified, partial cross-sectional view of microelectronic device structure including multiple memory cells, in accordance with embodiments of the disclosure. -
FIG. 4 is a simplified, partial cross-sectional view of a microelectronic device structure including a horizontal transistor, in accordance with further embodiments of the disclosure. -
FIG. 5 is a functional block diagram of a memory device, in accordance with embodiments of the disclosure. -
FIG. 6 is a schematic block diagram of an electronic system, in accordance with embodiments of the disclosure. - The following description provides specific details, such as material types, material thicknesses, and processing conditions in order to provide a thorough description of embodiments of the disclosure. However, a person of ordinary skill in the art will understand that the embodiments of the disclosure may be practiced without employing these specific details. Indeed, the embodiments of the disclosure may be practiced in conjunction with conventional fabrication techniques employed in the industry. In addition, the description provided below does not form a complete process flows for manufacturing a microelectronic device or electronic system. The structures described below do not form a complete microelectronic device or electronic system. Only those process acts and structures necessary to understand the embodiments of the disclosure are described in detail below. Additional acts to form a complete microelectronic device or electronic system from the structures may be performed by conventional fabrication techniques.
- Drawings presented herein are for illustrative purposes only, and are not meant to be actual views of any particular material, component, structure, device, or system. Variations from the shapes depicted in the drawings as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments described herein are not to be construed as being limited to the particular shapes or regions as illustrated, but include deviations in shapes that result, for example, from manufacturing. For example, a region illustrated or described as box-shaped may have rough and/or nonlinear features, and a region illustrated or described as round may include some rough and/or linear features. Moreover, sharp angles that are illustrated may be rounded, and vice versa. Thus, the regions illustrated in the figures are schematic in nature, and their shapes are not intended to illustrate the precise shape of a region and do not limit the scope of the present claims. The drawings are not necessarily to scale. Additionally, elements common between figures may retain the same numerical designation.
- As used herein, a “memory device” means and includes microelectronic devices exhibiting memory functionality, but not necessary limited to memory functionality. Stated another way, and by way of non-limiting example only, the term “memory device” includes not only conventional memory (e.g., conventional volatile memory, such as conventional dynamic random access memory (DRAM); conventional non-volatile memory, such as conventional NAND memory), but also includes an application specific integrated circuit (ASIC) (e.g., a system on a chip (SoC)), a microelectronic device combining logic and memory, and a graphics processing unit (GPU) incorporating memory.
- As used herein, the term “configured” refers to a size, shape, material composition, material distribution, orientation, and arrangement of one or more of at least one structure and at least one apparatus facilitating operation of one or more of the structure and the apparatus in a predetermined way.
- As used herein, the phrase “coupled to” refers to structures operatively connected with each other, such as electrically connected through a direct Ohmic connection or through an indirect connection (e.g., by way of another structure).
- As used herein, the singular forms “a,” “an,” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise.
- As used herein, “and/or” includes any and all combinations of one or more of the associated listed items.
- As used herein, the terms “vertical,” “longitudinal,” “horizontal,” and “lateral” are in reference to a major plane of a structure and are not necessarily defined by earth's gravitational field. A “horizontal” or “lateral” direction is a direction that is substantially parallel to the major plane of the structure, while a “vertical” or “longitudinal” direction is a direction that is substantially perpendicular to the major plane of the structure. The major plane of the structure is defined by a surface of the structure having a relatively large area compared to other surfaces of the structure. With reference to the figures, a “horizontal” or “lateral” direction may be perpendicular to an indicated “Z” axis, and may be parallel to an indicated “X” axis and/or parallel to an indicated “Y” axis; and a “vertical” or “longitudinal” direction may be parallel to an indicated “Z” axis, may be perpendicular to an indicated “X” axis, and may be perpendicular to an indicated “Y” axis.
- As used herein, reference to a feature as being “over” an additional feature means and includes the feature being directly on top of, adjacent to (e.g., horizontally adjacent to, vertically adjacent to), underneath, or in direct contact with the additional feature. It also includes the element being indirectly on top of, adjacent to (e.g., horizontally adjacent to, vertically adjacent to), underneath, or near the additional feature, with one or more other features located therebetween. In contrast, when an element is referred to as being “on” or another element, there are no intervening features therebetween.
- As used herein, spatially relative terms, such as “beneath,” “below,” “lower,” “bottom,” “above,” “upper,” “top,” “front,” “rear,” “left,” “right,” and the like, may be used for ease of description to describe one element's or feature's relationship to another element(s) or feature(s) as illustrated in the figures. Unless otherwise specified, the spatially relative terms are intended to encompass different orientations of the materials in addition to the orientation depicted in the figures. For example, if materials in the figures are inverted, elements described as “below” or “beneath” or “under” or “on bottom of” other elements or features would then be oriented “above” or “on top of” the other elements or features. Thus, the term “below” can encompass both an orientation of above and below, depending on the context in which the term is used, which will be evident to one of ordinary skill in the art. The materials may be otherwise oriented (e.g., rotated 90 degrees, inverted, flipped) and the spatially relative descriptors used herein interpreted accordingly.
- As used herein, features (e.g., regions, materials, structures, devices) described as “neighboring” one another means and includes features of the disclosed identity (or identities) that are located most proximate (e.g., closest to) one another. Additional features (e.g., additional regions, additional materials, additional structures, additional devices) not matching the disclosed identity (or identities) of the “neighboring” features may be disposed between the “neighboring” features. Put another way, the “neighboring” features may be positioned directly adjacent one another, such that no other feature intervenes between the “neighboring” features; or the “neighboring” features may be positioned indirectly adjacent one another, such that at least one feature having an identity other than that associated with at least one the “neighboring” features is positioned between the “neighboring” features. Accordingly, features described as “vertically neighboring” one another means and includes features of the disclosed identity (or identities) that are located most vertically proximate (e.g., vertically closest to) one another. Moreover, features described as “horizontally neighboring” one another means and includes features of the disclosed identity (or identities) that are located most horizontally proximate (e.g., horizontally closest to) one another
- As used herein, the term “substantially” in reference to a given parameter, property, or condition means and includes to a degree that one of ordinary skill in the art would understand that the given parameter, property, or condition is met with a degree of variance, such as within acceptable tolerances. By way of example, depending on the particular parameter, property, or condition that is substantially met, the parameter, property, or condition may be at least 90.0 percent met, at least 95.0 percent met, at least 99.0 percent met, at least 99.9 percent met, or even 100.0 percent met.
- As used herein, “about” or “approximately” in reference to a numerical value for a particular parameter is inclusive of the numerical value and a degree of variance from the numerical value that one of ordinary skill in the art would understand is within acceptable tolerances for the particular parameter. For example, “about” or “approximately” in reference to a numerical value may include additional numerical values within a range of from 90.0 percent to 110.0 percent of the numerical value, such as within a range of from 95.0 percent to 105.0 percent of the numerical value, within a range of from 97.5 percent to 102.5 percent of the numerical value, within a range of from 99.0 percent to 101.0 percent of the numerical value, within a range of from 99.5 percent to 100.5 percent of the numerical value, or within a range of from 99.9 percent to 100.1 percent of the numerical value.
- Unless the context indicates otherwise, the materials described herein may be formed by any suitable process including, but not limited to, spin coating, blanket coating, chemical vapor deposition (“CVD”), atomic layer deposition (“ALD”), plasma enhanced ALD, physical vapor deposition (“PVD”) (including sputtering, evaporation, ionized PVD, and/or plasma-enhanced CVD (PECVD)), or epitaxial growth. Alternatively, the materials may be grown in situ. Depending on the specific material to be formed, the technique for depositing or growing the material may be selected by a person of ordinary skill in the art. In addition, unless the context indicates otherwise, the removal of materials described herein may be accomplished by any suitable process including, but not limited to, etching (e.g., dry etching, wet etching, vapor etching), ion milling, abrasive planarization (e.g., chemical-mechanical planarization (“CMP”)), and/or other known methods.
- As used herein, “conductive material” means and includes electrically conductive material such as one or more of a metal (e.g., tungsten (W), titanium (Ti), molybdenum (Mo), niobium (Nb), vanadium (V), hafnium (Hf), tantalum (Ta), chromium (Cr), zirconium (Zr), iron (Fe), ruthenium (Ru), osmium (Os), cobalt (Co), rhodium (Rh), iridium (Ir), nickel (Ni), palladium (Pa), platinum (Pt), copper (Cu), silver (Ag), gold (Au), aluminum (Al)), an alloy (e.g., a Co-based alloy, an Fe-based alloy, an Ni-based alloy, an Fe- and Ni-based alloy, a Co- and Ni-based alloy, an Fe- and Co-based alloy, a Co- and Ni- and Fe-based alloy, an Al-based alloy, a Cu-based alloy, a magnesium (Mg)-based alloy, a Ti-based alloy, a steel, a low-carbon steel, a stainless steel), a conductive metal-containing material (e.g., a conductive metal nitride, a conductive metal silicide, a conductive metal carbide, a conductive metal oxide), and a conductively doped semiconductor material (e.g., conductively-doped polysilicon, conductively-doped germanium (Ge), conductively-doped silicon germanium (SiGe)). In addition, a “conductive structure” means and includes a structure formed of and including conductive material.
- As used herein, “insulative material” means and includes electrically insulative material, such one or more of at least one dielectric oxide material (e.g., one or more of a silicon oxide (SiOx), phosphosilicate glass, borosilicate glass, borophosphosilicate glass, fluorosilicate glass, an aluminum oxide (AlOx), a hafnium oxide (HfOx), a niobium oxide (NbOx), a titanium oxide (TiOx), a zirconium oxide (ZrOx), a tantalum oxide (TaOx), and a magnesium oxide (MgOx)), at least one dielectric nitride material (e.g., a silicon nitride (SiNy)), at least one dielectric oxynitride material (e.g., a silicon oxynitride (SiOxNy)), and at least one dielectric carboxynitride material (e.g., a silicon carboxynitride (SiOxCzNy)). Formulae including one or more of “x”, “y”, and “z” herein (e.g., SiOx, AlOx, HfOx, NbOx, TiOx, SiNy, SiOxNy, SiOxCzNy) represent a material that contains an average ratio of “x” atoms of one element, “y” atoms of another element, and “z” atoms of an additional element (if any) for every one atom of another element (e.g., Si, Al, Hf, Nb, Ti). As the formulae are representative of relative atomic ratios and not strict chemical structure, an insulative material may comprise one or more stoichiometric compounds and/or one or more non-stoichiometric compounds, and values of “x”, “y”, and “z” (if any) may be integers or may be non-integers. As used herein, the term “non-stoichiometric compound” means and includes a chemical compound with an elemental composition that cannot be represented by a ratio of well-defined natural numbers and is in violation of the law of definite proportions. In addition, an “insulative structure” means and includes a structure formed of and including insulative material.
- Thus, according to embodiments described herein, a microelectronic device comprises a conductive structure, a metal nitride material, and a metal silicide material. The conductive structure comprises a first portion having a first width, and a second portion under the first portion and extending into a semiconductive material. The second portion has a tapered profile defining additional widths varying from the first width at an upper boundary of the second portion to a second width less than the first width at a lower boundary of the second portion. The metal nitride material substantially surrounds outer surfaces of the first portion and the second portion of the conductive structure. The metal silicide material substantially covers outer surfaces of the metal nitride material within vertical boundaries of the second portion of the conductive structure.
-
FIGS. 1A through 1F are simplified, partial cross-sectional views illustrating a microelectronic device structure at different processing stages of a method of forming a microelectronic device (e.g., a memory device, such as a DRAM device), in accordance with embodiments of the disclosure. With the description provided below, it will be readily apparent to one of ordinary skill in the art that the methods described herein may be used in fabrication of various devices. In other words, the methods of the disclosure may be used whenever it is desired to form a microelectronic device. - Referring to
FIG. 1A , amicroelectronic device structure 100 may include anisolation material 102, asemiconductive material 104 vertically extending (e.g., in the Z-direction) through theisolation material 102, and, optionally, adielectric liner material 106 horizontally interposed between thesemiconductive material 104 and theisolation material 102. As shown inFIG. 1A , the upper surfaces of theisolation material 102, thesemiconductive material 104, and thedielectric liner material 106 may be formed to be substantially coplanar with one another. - The
isolation material 102 may be formed of and include at least one insulative material, such as one or more of a dielectric oxide material (e.g., SiOx) and a dielectric nitride material (e.g., SiNy). In some embodiments, theisolation material 102 is formed of and includes SiO2. In additional embodiments, theisolation material 102 is formed of and includes Si3N4. - The
dielectric liner material 106, if formed, may be formed of and include at least one dielectric material (e.g., at least one dielectric oxide material), such as one or more of silicon oxide (e.g., SiO2), phosphosilicate glass, borosilicate glass, borophosphosilicate glass, fluorosilicate glass, aluminum oxide, and a high-k oxide (e.g., hafnium oxide (HfOx), niobium oxide (NbOx), titanium oxide (TiOx)). In some embodiments, thedielectric liner material 106 is formed of and includes SiO2. - The dimensions of
dielectric liner material 106 may be selected to provide desired dimensions and spacing to thesemiconductive material 104 and to additional features (e.g., structures, materials, devices) of themicroelectronic device structure 100 to subsequently be formed (as described in further detail below). By way of non-limiting example, a width of thedielectric liner material 106 in the X-direction may be less than or equal to about 15 nm, such as less than or equal to about 10 nm, less than or equal to about 5 nm, less than or equal to about 3 nm, or less than or equal to about 1.5 nm. In some embodiments, the width of thedielectric liner material 106 is less than or equal to about 3 nm. In additional embodiments, thedielectric material 106 is not formed (e.g., is omitted), such thatsemiconductive material 104 is formed directly horizontally adjacent theisolation material 102. - The
semiconductive material 104 may be formed of and include one or more of polycrystalline, germanium (Ge), silicon germanium (SiGe), and at least one oxide semiconductive material. In some embodiments, thesemiconductive material 104 is formed of and includes polycrystalline silicon. In additional embodiments, thesemiconductive material 104 is formed of and includes an oxide semiconductor material. The oxide semiconductive material may, for example, include one or more (e.g., one, two or more, three or more) of zinc tin oxide (ZnxSnyO, commonly referred to as “ZTO”), indium zinc oxide (InxZnyO, commonly referred to as “IZO”), zinc oxide (ZnxO), indium gallium zinc oxide (InxGayZnzO, commonly referred to as “IGZO”), indium gallium silicon oxide (InxGaySizO, commonly referred to as “IGSO”), indium tungsten oxide (InxWyO, commonly referred to as “IWO”), indium oxide (InxO), tin oxide (SnxO), titanium oxide (TixO), zinc oxide nitride (ZnxONz), magnesium zinc oxide (MgxZnyO), zirconium indium zinc oxide (ZrxInyZnzO), hafnium indium zinc oxide (HfxInyZnzO), tin indium zinc oxide (SnxInyZnzO), aluminum tin indium zinc oxide (AlxSnyInzZnaO), silicon indium zinc oxide (SixInyZnzO), aluminum zinc tin oxide (AlxZnySnzO), gallium zinc tin oxide (GaxZnySnzO), zirconium zinc tin oxide (ZrxZnySnzO), and other similar materials. Thesemiconductive material 104 may be selectively etchable relative to theisolation material 102 and thedielectric liner material 106 during common (e.g., collective, mutual) exposure to a pre-determined etchant. As used herein, a material is “selectively etchable” relative to another material if the material exhibits an etch rate that is at least about five times (5×) greater than the etch rate of another material, such as about ten times (10×) greater, about twenty times (20×) greater, or about forty times (40×) greater. In some embodiments, thesemiconductive material 104 is employed as a channel material for a transistor (e.g., a vertical transistor), as described in further detail below. - Referring next to
FIG. 1B , themicroelectronic device structure 100 may be subjected to a first material removal process (e.g., an etching process) to vertically recess thesemiconductive material 104 relative to theisolation material 102 and thedielectric liner material 106 and form aninitial opening 108, and adielectric material 110 may be formed on surfaces of themicroelectronic device structure 100 inside and outside of theinitial opening 108. Theinitial opening 108 may vertically extend (e.g., in the Z-direction) a first depth D1 into theisolation material 102 from an uppermost surface of theisolation material 102. By way of non-limiting example, the first depth D1 of theinitial opening 108 may be less than or equal to about 40 nm, such as from about 10 nm to about 35 nm, from about 18 nm to about 25 nm, or from about 28 nm to about 32 nm. The first material removal process may selectively remove an upper portion of thesemiconductive material 104 while leaving theisolation material 102 and thedielectric liner material 106 substantially intact (e.g., unremoved, unetched). In addition, theinitial opening 108 may have a substantially uniform horizontal dimensions (e.g., in the X-direction, in the Y-direction). - Still referring to
FIG. 1B , thedielectric material 110 may be formed (e.g., conformally formed) on or over exposed surfaces of thesemiconductive material 104 and thedielectric liner material 106 defining theinitial opening 108, as well as surfaces of thedielectric liner material 106 and theisolation material 102 outside of boundaries of theinitial opening 108. For example, thedielectric material 110 may be formed substantially continuously across an upper surface of a remaining portions of thesemiconductive material 104, inner sider surfaces of thedielectric liner material 106, and upper surfaces of thedielectric liner material 106 and theisolation material 102. - The
dielectric material 110 may be formed of and include at least one dielectric material, such as one or more of a dielectric oxide material (e.g., a silicon oxide (SiOx), such as silicon dioxide (SiO2); phosphosilicate glass; borosilicate glass; borophosphosilicate glass; fluorosilicate glass; aluminum oxide; high-k oxides, such as hafnium oxide (HfOx); a combination thereof). In some embodiments, thedielectric material 110 is formed of and includes SiO2. - The
dielectric material 110 may be formed using conventional processes and conventional processing equipment, which are not described in detail herein. By way of non-limiting example, thedielectric material 110 may be conformally formed (e.g., deposited) on or over exposed surfaces of thesemiconductive material 104, thedielectric liner material 106, and theisolation material 102 using one or more of an ALD process and an in situ growth process. In some embodiments, thedielectric material 110 is formed through an in situ growth process. - Referring next to
FIG. 1C , themicroelectronic device structure 100 may be subjected to at least one second material removal process (e.g., another etching process) to remove portions of thedielectric material 110 and the additional portions of thesemiconductive material 104. As shown inFIG. 1C , the second material removal process vertically extends the initial opening 108 (FIG. 1B ) to form anopening 109 vertically extending to a second depth D2 within theisolation material 102 greater than the first depth D1 of theinitial opening 108. As non-limiting example, the second depth D2 may be within a range of from about 40 nm to about 60 nm, such as from about 45 nm to about 55 nm, or from about 52 nm to about 54 nm. The second material removal process may remove portions of thedielectric material 110 from horizontally extending surfaces of theisolation material 102, thedielectric liner material 106, and thesemiconductive material 104, while leaving (e.g., maintaining) additional portions of thedielectric material 110 on exposed vertically extending surfaces (e.g., inner sidewalls)dielectric liner material 106. The second material removal process may form theopening 109 to have a tapered profile within thesemiconductive material 104, as described in further detail below. - Continuing reference to
FIG. 1C , theopening 109 may include a first portion 111 (e.g., upper portion) extending to the first depth D1, and a second portion 113 (e.g., lower portion) extending from a lower boundary of thefirst portion 111 to the second depth D2. Thefirst portion 111 may have first horizontal dimensions (e.g., in the X-direction, in the Y-direction) that are substantially uniform throughout a vertical height (e.g., the first depth D1) of thefirst portion 111. In some embodiments, thefirst portion 111 has a first width W1 (e.g., a diameter) that is substantially uniform throughout a vertical height of thefirst portion 111. Thesecond portion 113 may have a tapered profile defining additional horizontal dimensions (e.g., in the X-direction, in the Y-direction) that vary in throughout a vertical height (e.g., the second depth D2 minus the first depth D1) of thesecond portion 113. In some embodiments, thesecond portion 113 has a tapered profile defining additional widths (e.g., diameters) that vary throughout a vertical height of thesecond portion 113. As non-limiting examples, the first width W1 of thefirst portion 111 may be from about 18 nm to about 34 nm, such as from about 20 nm to about 28 nm, or about 22 nm. - As shown in
FIG. 1C , thesecond portion 113 of theopening 109 may include a second width W2 (e.g., a second diameter) at an uppermost vertical boundary of thesecond portion 113 that is relatively larger than a third width W3 (e.g., a second diameter) proximate a lowermost vertical boundary of thesecond portion 113. The width (e.g., diameter) of thesecond portion 113 of theopening 109 may progressively decrease in a downward vertical direction (e.g., negative Z-direction) from the relatively larger second width W2 at the uppermost vertical boundary to the relatively smaller third width W3 at the lowermost vertical boundary. As non-limiting examples, the second width W2 at the uppermost vertical boundary of thesecond portion 113 may be from about 15 nm to about 30 nm, such as from about 18 nm to about 24 nm, or about 22 nm. The third width W3 proximate the lowermost vertical boundary of thesecond portion 113 may be from about 10 nm to about 24 nm, such as from about 12 nm to about 20 nm, or about 14 nm. - In some embodiments, the
semiconductive material 104 vertically substantially horizontally surrounds thesecond portion 113 of theopening 109 across an entire vertical height of thesecond portion 113 of theopening 109. Thesemiconductive material 104 may substantially circumscribe thesecond portion 113 proximate (e.g., at) the uppermost vertical boundary of thesecond portion 113. As shown inFIG. 1C , in some embodiments, the second width W2 of thesecond portion 113 is substantially the same as (e.g., equal to) the first width W1 of thefirst portion 111 at a lowermost vertical boundary thereof. Accordingly, an undercut region of theopening 109 may be formed at the interface of the uppermost vertical boundary ofsecond portion 113 of theopening 109 and the lowermost vertical boundary of the remaining portions of thedielectric material 110. In additional embodiments, the second width W2 of thesecond portion 113 is smaller than the first width W1 of thefirst portion 111 at a lowermost vertical boundary thereof. In other words, the first width W1 of thefirst portion 111 is substantially the same as the sum of the second width W2 of the second portion and the thickness of remaining portions of thedielectric material 110. Accordingly, theopening 109 may be free of an undercut region at the interface of the uppermost vertical boundary of thesecond portion 113 and the lowermost vertical boundary of the remaining portions of thedielectric material 110. - Still referring to
FIG. 1C , a difference between the second width W2 of thesecond portion 113 of theopening 109 proximate the uppermost vertical boundary of thesecond portion 113 and the third width W3 of thesecond portion 113 proximate the lowermost vertical boundary of thesecond portion 113 is a function of a taper angle θ of thesecond portion 113. The taper angle θ may be taken relative to a direction (e.g., Z-direction) extending perpendicular to the uppermost vertical boundary of thesecond portion 113. By way of non-limiting example, the taper angle θ may be within a range from about 0 degrees (°) to about 20°, such as from about 5° to about 15°, from about 5° to about 10°, or from about 7° to about 10°. A vertically lower end of thesecond portion 113 of theopening 109 may be substantially planar (e.g., flat) or may be at least partially (e.g., substantially) non-planar (e.g., arcuate, rounded). In some embodiments, the vertically lower end of thesecond portion 113 has an arcuate geometry. - Referring now to
FIG. 1D , remaining portions of the dielectric material 110 (FIG. 1C ) may be selectively removed to expose vertically extending surfaces (e.g., inner side surfaces) of thedielectric liner material 106. In addition, ametal silicide material 112 may be formed on, over, and/or within portions of thesemiconductive material 104 exposed by theopening 109. As shown inFIG. 1D , exposed portions of thedielectric liner material 106 within theopening 109 may be substantially free of themetal silicide material 112 thereon (e.g., directly horizontally adjacent thereto). Themetal silicide material 112 may substantially cover portions of thesemiconductive material 104 exposed by thesecond portion 113 of theopening 109. Themetal silicide material 112 may extend to the uppermost vertical boundary of thesecond portion 113 of theopening 109. Thefirst portion 111 of the opening may be substantially free of themetal silicide material 112. Themetal silicide material 112 may partially (e.g., less than completely) fill theopening 109. In some embodiments, exterior surfaces of themetal silicide material 112 are substantially surrounded by thesemiconductive material 104. - As shown in
FIG. 1D , when viewed from the X-Z plane, themetal silicide material 112 may be formed to exhibit a parabolic shape (e.g., a U-shape) within thesecond portion 113 of theopening 109. In some embodiments, themetal silicide material 112 may be formed to exhibit a parabolic shape in a longitudinal cross-sectional plane (e.g., the X-Z plane). The configuration of themetal silicide material 112 may increase a surface area of themetal silicide material 112 by about 5 or 6 times compared to conventional metal silicide material configuration, and may thus reduce contact resistance of a fully formed contact structure, as described in further detail below with reference toFIG. 1F . - The
metal silicide material 112 may be formed to exhibit a substantially uniform thickness. For example, themetal silicide material 112 may be formed to exhibit a thickness less than or equal to about 30 nm, such as less than or equal to about 15 nm, less than or equal to about 10, or less than or equal to about 5 nm. In some embodiments, the thickness of themetal silicide material 112 is within a range of from about 1.5 nm to about 12 nm, such as within a range of from about 5 nm to about 9 nm. In further embodiments, the thickness of themetal silicide material 112 is about 8 nm. - The
metal silicide material 112 may be formed of and include at least one metal silicide. By way of non-limiting example, themetal silicide material 112 may be formed of and include one or more of titanium silicide (TiSix), cobalt silicide (CoSix), tungsten silicide (WSix), tantalum silicide (TaSix), molybdenum silicide (MoSix), and nickel silicide (NiSix). In some embodiments, themetal silicide material 112 comprises CoSix (e.g., CoSi2). In additional embodiments, themetal silicide material 112 comprises TiSix (e.g., TiSi2). - The
metal silicide material 112 may be substantially homogeneous or may be heterogeneous. In some embodiments, themetal silicide material 112 is substantially homogeneous, such that themetal silicide material 112 exhibits a substantially uniform (e.g., even, non-variable) distribution of the elements thereof. For example, amounts (e.g., atomic concentrations) of each element (e.g., one or more metals, Si) included in themetal silicide material 112 may not vary throughout the dimensions (e.g., horizontal dimensions, vertical dimensions) of themetal silicide material 112. In additional embodiments, themetal silicide material 112 is substantially heterogeneous, such that themetal silicide material 112 exhibits a substantially non-uniform (e.g., non-even, variable) distribution of one or more of the elements thereof. For example, amounts (e.g., atomic concentrations) of one or more elements (e.g., one or more metals, Si) included in themetal silicide material 112 may vary throughout dimensions of themetal silicide material 112. Amounts of the one or more elements may vary stepwise (e.g., change abruptly), or may vary continuously (e.g., change progressively, such as linearly, parabolically) throughout different portions of themetal silicide material 112. - The
metal silicide material 112 may be formed using one or more conformal deposition processes, such as one or more of a conformal CVD process and an ALD process. As a non-limiting example, themetal silicide material 112 may be formed using an ALD process. In some embodiments, the ALD process includes exposing thesemiconductive material 104 of the at least one metal-containing precursor to form an adsorbed metal-containing material on or over surfaces of thesemiconductive material 104. At least one ligand of the metal-containing precursor may promote or facilitate chemisorption of the metal-containing precursor to uncoordinated sites at the surfaces thesemiconductive material 104. As used herein, the terms “chemisorb” and “chemisorption” mean and include a mechanism wherein at least one precursor is adsorbed or bound to at least one surface of a material by way of chemical bonding, such as one or more of covalent bonding and ionic bonding. Thereafter, the adsorbed metal-containing material may be exposed to at least one reactant to form a thin film of metal of the adsorbed metal-containing material. In some embodiments, the reactant comprises a silicon-containing reactant that react with the adsorbed metal-containing material and deposits a silicon material. The silicon-containing reactant may, for example, remove at least one ligand of the adsorbed metal-containing material to form the thin film of metal as well as a thin film of silicon vertically adjacent the thin film of metal. Themicroelectronic device structure 100 may then be subjected to at least one annealing process to enhance or facilitate material (e.g., metal) diffusion between thin film of metal and the silicon material (e.g., thin film of silicon) and form themetal silicide material 112. In additional embodiments, the reactant does not include silicon. The reactant may, for example, be formulated to react with the adsorbed metal-containing material to remove at least one ligand of the adsorbed metal-containing material and form a thin film of metal. Themicroelectronic device structure 100 may then be subjected to at least one annealing process to enhance or facilitate material (e.g., metal) diffusion between the thin film of metal and thesemiconductive material 104 to form themetal silicide material 112. - Referring next to
FIG. 1E , ametal nitride material 114 may be formed on or over exposed surfaces inside theopening 109. For example, as shown inFIG. 1E , themetal nitride material 114 may be conformally formed on exposed surfaces of themetal silicide material 112 and thedielectric liner material 106 exposed within theopening 109. Within boundaries of theopening 109, themetal nitride material 114 may substantially continuously extend across and substantially cover surfaces of themetal silicide material 112 and thedielectric liner material 106. During formation, portions of themetal nitride material 114 may also be formed outside of the boundaries of theopening 109, but may subsequently be removed while substantially maintaining portions within the boundaries of theopening 109. - As shown in
FIG. 1E , when viewed from the X-Z plane, themetal nitride material 114 may be formed to exhibit a parabolic shape (e.g., a U-shape) within thesecond portion 113 of theopening 109. In some embodiments, a portion of themetal nitride material 114 within vertical boundaries of thesecond portion 113 of theopening 109 has a parabolic shape in a longitudinal cross-sectional plane (e.g., the X-Z plane). - The
metal nitride material 114 may be formed of and include at least one metal nitride. By way of non-limiting example, themetal nitride material 114 may comprise at least one refractory metal nitride, such as one or more nitrides of one or more elements of Groups IIIA, IVA, VA, and VIA of the Periodic Table of Elements, such as one or more of TiNy, WNy, TaNy, and MoNy. In some embodiments, themetal nitride material 114 comprises TiNy (e.g., TiN). - The
metal nitride material 114 may be formed to exhibit a desirable thickness. A thickness of themetal nitride material 114 may, for example, be less than or equal to about 5 nm, such as less than or equal to about 2.5 nm, or less than or equal to about 2 nm. In some embodiments, the thickness of themetal nitride material 114 is within a range of from about 0.5 nm to about 2 nm. In further embodiments, the thickness of themetal nitride material 114 is about 1.5 nm. - The
metal nitride material 114 may be formed using one or more conventional conformal deposition processes, such as one or more of a conventional conformal CVD process and a conventional ALD process. For example, the microelectronic device structure 100 (at the processing stage depicted inFIG. 1D ) may be provided into a deposition chamber (an ALD chamber, a CVD chamber) configured to receive alternating pulses of at least one metal-containing reactant and at least one nitrogen-containing reactant. The metal-containing reactant may comprise a complex of at least one metal species (e.g., Ti, W, Ta, Co, Mo, Ni) for inclusion in themetal nitride material 114 and at least one ligand formulated to react with the nitrogen-containing reactant to form at least a portion of themetal nitride material 114. - Referring next to
FIG. 1F , aconductive material 116 may be formed within a remaining (e.g., unfilled) portion of the opening 109 (FIG. 1E ). Theconductive material 116 may be formed on or over portions of themetal silicide material 112 and themetal nitride material 114 within the opening 109 (FIG. 1E ). Optionally, an upper portion of theconductive material 116 may be formed to extend beyond boundaries (e.g., an upper vertical boundary, horizontal boundaries) of the opening 109 (FIG. 1E ). As shown inFIG. 1F , in some embodiments, an upper surface of theconductive material 116 is formed to be substantially coplanar with upper surfaces of themetal nitride material 114, thedielectric liner material 106, and theisolation material 102. In additional embodiments, theconductive material 116 may be formed to vertically extend beyond boundaries (e.g., vertical boundaries, horizontal boundaries) of theopening 109. - As illustrated in
FIG. 1F , themetal silicide material 112, themetal nitride material 114, and theconductive material 116 may together form aconductive contact structure 117 of themicroelectronic device structure 100. Theconductive contact structure 117 may, for example, be employed to couple a device (e.g., a transistor, such as a vertical transistor) including thesemiconductive material 104 to an additional device (e.g., a capacitor) subsequently formed to overlie the device, as described in further detail below. - The
conductive material 116 of theconductive contact structure 117 may include anupper portion 118 within the boundaries of thefirst portion 111 of the opening 109 (FIG. 1E ), and alower portion 120 within the boundaries of thesecond portion 113 of the opening 109 (FIG. 1E ). Theupper portion 118 of theconductive material 116 may vertically extend (e.g., in the Z-direction) to the first depth D1 of thefirst portion 111 of the opening 109 (FIG. 1E ). Thelower portion 120 may vertically terminate at a third depth D3 above the second depth D2 of theopening 109. In some embodiments, the vertical offset between the third depth D3 and the second depth D2 equals the sum of the thickness of themetal silicide material 112 and the thickness of themetal nitride material 114. Thelower portion 120 of theconductive material 116 may include a fourth width W4 (e.g., first diameter) at an upper boundary thereof, and a fifth width W5 (e.g., second diameter) less than the fourth width W4 proximate a lower boundary thereof. A vertical height (e.g., in the Z-direction) of thelower portion 120 of theconductive material 116 may equal the third depth D3 minus the first depth D1. As shown inFIG. 1F , in some embodiments, the vertical height of thelower portion 120 of theconductive material 116 is greater than the vertical height (e.g., the first depth D1) of theupper portion 118 of theconductive material 116. In additional embodiments, the vertical height of theupper portion 118 of theconductive material 116 is greater than the vertical height of thelower portion 120 of theconductive material 116. - The
upper portion 118 of theconductive material 116 may outwardly horizontally extend beyond maximum horizontal dimensions (e.g., in the X-direction, in the Y-direction) of thelower portion 120 of theconductive material 116. For example, a majority of theupper portion 118 of theconductive material 116 may have a sixth width W6 (e.g., diameter) greater than the fourth width W4 of thelower portion 120 at the upper boundary of thelower portion 120. The sixth width W6 may be substantially uniform, such that theupper portion 118 of theconductive material 116 exhibits horizontal boundaries (e.g., sidewalls) oriented substantially perpendicular to an upper surface of theconductive material 116. As shown inFIG. 1F , a vertically lower region of theupper portion 118 of theconductive material 116 proximate the lower boundary (e.g., as defined by the first depth D1) of the first portion 111 (FIG. 1C ) of the opening 109 (FIG. 1C ) may exhibit variable widths (e.g., diameters) in downward vertical direction (e.g., the negative Z-direction) from the sixth width W6 to the fourth width W4 of thelower portion 120 at the upper boundary of thelower portion 120. In some embodiments, theupper portion 118 of theconductive material 116 has a substantially uniform width along a vertical height of the upper portion 118 (e.g., the sixth width W6 is equal to the fourth width W4 of thelower portion 120 at the upper boundary of the lower portion 120). - Still referring to
FIG. 1F , thelower portion 120 of theconductive material 116 may have a tapered longitudinal cross-sectional profile defining additional widths (e.g., diameters) varying from the fourth width W4 at the upper boundary thereof to the fifth width W5 at the lower boundary thereof. The fourth width W4 of thelower portion 120 may, for example, be within a range of from about 20 nm to about 28 nm, such as from about 22 nm to about 26 nm, or about 24 nm. The fifth width W5 of thelower portion 120 may, for example, be within a range of from about 8 nm to about 14 nm, such as from about 9 nm to about 13 nm, or from about 10 nm to about 12 nm. The ratio of the fifth width W5 of thelower portion 120 ofconductive material 116 to the fourth width W4 of thelower portion 120 ofconductive material 116 may be within a range of from about 1:7 to about 1:1.5, such as from about 1:5 to about 1:2, about 1:3, or about 1:4. In some embodiments, theconductive material 116 has a substantially dome-shaped surface at the lower boundary thereof to mitigate (e.g., substantially eliminate) oxygen defects created during the first material removal process and/or during the second material removal processes. In some embodiments, the fifth width W5 of thelower portion 120 of theconductive material 116 corresponds to the formula: W5=W4−2*(tan(θ)*(D3−D1)). In some embodiments, the ratio of the fifth width W5 of thelower portion 120 of theconductive material 116 to the fourth width W4 of thelower portion 120 of theconductive material 116 is within a range of from about 1:5 to about 1:2. Thelower portion 120 may be formed to exhibit a desired tapered shape (e.g., cone, dome, pyramid, or any combination thereof). - The
conductive material 116 may be formed of and include at least one conductive material. In some embodiments, theconductive material 116 is formed of and includes W. Theconductive material 116 may be substantially homogeneous, or may be heterogeneous. - The
conductive material 116 may be formed using conventional processes (e.g., conventional material deposition process, conventional material removal processes), which are not described in detail herein. By way of non-limiting example, theconductive material 116 may be non-conformally formed (e.g., non-conformally deposited through one or more of a PVD process and a non-conformal CVD process) on exposed surfaces of themicroelectronic device structure 100 inside and outside of the opening 109 (FIG. 1F ); and then portions of theconductive material 116 outside of the boundaries of the opening 109 (FIG. 1F ) may be removed (e.g., by way of an abrasive planarization process, such as a CMP process) while maintaining additional portions within the boundaries of the opening 109 (FIG. 1F ). - Following the formation of the
conductive material 116, an upper region of theconductive contact structure 117 may include theupper portion 118 of theconductive material 116 and an upper portion of themetal nitride material 114, but may be substantially free of themetal silicide material 112 within vertical boundaries thereof. In addition a lower region of theconductive contact structure 117 may include thelower portion 120 of theconductive material 116, a lower portion of themetal nitride material 114, and substantially all of themetal silicide material 112 within vertical boundaries thereof. The lower region of theconductive contact structure 117 exhibits a tapered profile. As shown inFIG. 1F , themetal nitride material 114 of theconductive contact structure 117 substantially surrounds outer side surfaces (e.g., outer sidewalls) of theupper portion 118 and thelower portion 120 of theconductive material 116. In addition, themetal silicide material 112 substantially covers outer surfaces of themetal nitride material 114 within vertical boundaries of the second portion 113 (FIG. 1F ) of the opening 109 (FIG. 1E ). - Aspects (e.g., processing acts and structures) of the methods described above with reference to
FIGS. 1A through 1F may be employed in additional methods of forming a microelectronic device to facilitate one or more benefits (e.g., at least some of the benefits effectuated by the methods previously described with reference toFIGS. 1A through 1F , and/or additional benefits) as compared to conventional methods and conventional microelectronic device. - The method described with reference to
FIGS. 1A-1F may be employed to facilitate the formation of a microelectronic device structure (e.g., themicroelectronic device structure 100 at or after the processing stage depicted inFIG. 1F ) exhibiting enhanced properties as compared to conventional methods and conventional microelectronic device structures. For example, forming the opening 109 (FIG. 1F ) may increase the surface area of themetal silicide material 112 formed therein by about five or about six times compared to the surface area of a metal silicide material having a conventional geometric configuration formed by conventional processes. The increased surface area of themetal silicide material 112 may, for example, facilitate decreased conductive contact resistances and increased current (e.g., source-drain currents (Ids)) in a microelectronic device includingmicroelectronic device structure 100 as compared to conventional microelectronic devices formed through conventional methods. Furthermore, forming rounded (e.g., arcuate) interfaces between the lower portions of themetal silicide material 112, themetal nitride material 114, and theconductive material 116 may reduce oxide defects that may be created by material removal processes (e.g., etching). - Thus, in accordance with embodiments of the disclosure, a method of forming a microelectronic device comprises forming a tapered opening extending into a semiconductive material. The method additionally comprises substantially covering portions of the semiconductive material exposed within the tapered opening with a metal silicide material. The method further comprises substantially covering surfaces of the metal silicide material within boundaries of the tapered opening with a metal nitride material. The method yet further comprises forming a conductive material over surfaces of the metal nitride material within the boundaries of the tapered opening.
- In additional embodiments, the conductive contact structure 117 (including the
metal silicide material 112, themetal nitride material 114, and theconductive material 116 thereof) and thesemiconductive material 104 may be formed to exhibit different geometric configurations than those shown in and previously described with reference toFIG. 1F . For example,FIG. 2 is a simplified, partial cross-sectional view illustrating amicroelectronic device structure 200, in accordance with additional embodiments of the disclosure. InFIG. 2 and the associated description, functionally similar features (e.g., structures, materials) are referred to with similar reference numerals incremented by 100. To avoid repetition, not all features shown inFIG. 2 are described in detail herein. Rather, unless described otherwise below, a feature inFIG. 2 designated by a reference numeral that is a 100 increment of the reference numeral of a previously described feature will be understood to be substantially similar to the previously described feature. - The
microelectronic device structure 200 shown inFIG. 2 may be substantially similar to and may be formed in substantially the same manner asmicroelectronic device structure 100 through the processing stage previously described with reference toFIG. 1F , except that the depths D1, D2, D3 and taper angle θ associated with theconductive contact structure 217 are different than those illustrated inFIGS. 1D through 1F . For example, the first depth D1 of theupper portion 218 of theconductive material 216 may be formed to be greater than the first depth D1 of the upper portion 118 (FIG. 1F ) of the conductive material 116 (FIG. 1F ) of the microelectronic device structure 100 (FIG. 1F ); and third depth D3 of thelower portion 220 of theconductive material 216 may be formed to be less than the third depth D3 of the lower portion 120 (FIG. 1F ) of the conductive material 116 (FIG. 1F ) of the microelectronic device structure 100 (FIG. 1F ). As a result, the taper angle θ of portions of each of the semiconductive material 204, themetal silicide material 212, themetal nitride material 214, and thelower portion 220 of theconductive material 216 within vertical boundaries of thesecond portion 213 of an opening (e.g., corresponding to the opening 109 (FIGS. 1C-1E )) employed to form theconductive contact structure 217 may be greater than the taper angle θ of portions of each of thesemiconductive material 104, themetal silicide material 112, themetal nitride material 114, and thelower portion 120 of theconductive material 116 of theconductive contact structure 117 of themicroelectronic device structure 100. - Conductive contact structures (e.g., the
conductive contact structures 117, 217) of the disclosure may be included in memory cells of the disclosure. For example,FIG. 3 is a simplified, partial cross-sectional view of amicroelectronic device structure 300 including an array ofmemory cells 301, in accordance with embodiments of the disclosure. Anindividual memory cell 301 of themicroelectronic device structure 300 may include avertical transistor 330, and acapacitor 340 vertically overlying thevertical transistor 330. As described in further detail below, thevertical transistor 330 may include aconductive contact structure 317 substantially similar to and formed in substantially the same manner as one of the conductive contact structure 117 (FIG. 1F ) and the conductive contact structure 217 (FIG. 2 ) previously described herein. Theconductive contact structure 317 may be vertically interposed between asemiconductive material 304 of thevertical transistor 330 and thecapacitor 340. Themicroelectronic device structure 300, including eachmemory cell 301 thereof, further includes additional features (e.g., structures, materials, devices), as described in further detail below. - The
conductive contact structure 317 of an individualvertical transistor 330 of anindividual memory cell 301 may be used to couple thevertical transistor 330 of thememory cell 301 to thecapacitor 340 of thememory cell 301. Theconductive contact structure 317 may be employed as a contact for thevertical transistor 330. Theconductive contact structure 317 may include ametal silicide material 312, ametal nitride material 314, and aconductive material 316. Themetal silicide material 312, themetal nitride material 314, and theconductive material 316 may respectively be substantially similar to and may individually be formed in substantially the same manner as the metal silicide material 112 (FIG. 1F ), the metal nitride material 114 (FIG. 1F ), and the conductive material 116 (FIG. 1F ) of the conductive contact structure 117 (FIG. 1F ) previously described herein. - Still referring to
FIG. 3 , thevertical transistor 330 of eachmemory cell 301 may further includesemiconductive material 304, one or more (e.g., one, two)gate electrodes 326 laterally neighboring and within vertical boundaries of thesemiconductive material 304, and adielectric liner material 306 laterally intervening between thesemiconductive material 304 and the at least onegate electrode 326. - For an individual
vertical transistor 330, thesemiconductive material 304 may be employed as a channel material for thevertical transistor 330. Thesemiconductive material 304 may be substantially similar to and may be formed in substantially the same manner as the semiconductive material 104 (FIG. 1F ) previously described herein. In addition, thedielectric liner material 306 may be employed as a gate dielectric material for thevertical transistor 330. Thedielectric liner material 306 may be substantially similar to the dielectric liner material 106 (FIG. 1F ) previously described herein. - As shown in
FIG. 3 , in some embodiments, an individualvertical transistor 330 is formed to exhibit a “double-gated” configuration wherein thevertical transistor 330 includes twogate electrodes 326 laterally neighboring two opposing sides of thesemiconductive material 304, and portions of thedielectric liner material 306 laterally intervenes between thesemiconductive material 304 and each of the twogate electrodes 326. In addition embodiments, as individualvertical transistor 330 is be formed to exhibit a “single-gate” configuration wherein thevertical transistor 330 includes one of thegate electrodes 326 laterally neighboring a side of thesemiconductive material 304, but does not include one of thegate electrodes 326 laterally neighboring an opposing side of thesemiconductive material 304. For example, anisolation material 302 may laterally neighbor the opposing side of thesemiconductive material 304 in place of asecond gate electrode 326. - The
gate electrodes 326 may be formed of and include at least one conductive material, such as one or more of a metal, a metal alloy, a conductive metal oxide, a conductive metal nitride, a conductive metal silicide, and a conductively doped semiconductor material. Thegate electrodes 326 may, for example, be formed of and include one or more of W, WN, Ni, Ta, TaN, TaSi, Pt, Cu, Ag, Au, Al, Mo, Ti, TiN, TiSi, TiSiN, TiAlN, MoN, Ir, IrOx, Ru, RuOx, RuTiN, and conductively doped silicon. - Still referring to
FIG. 3 , for anindividual memory cell 301, thecapacitor 340 thereof may be coupled to thevertical transistor 330 thereof. In some embodiments, for anindividual memory cell 301, thecapacitor 340 thereof is at least partially (e.g., substantially) horizontally aligned with thevertical transistor 330 thereof. In additional embodiments, for anindividual memory cell 301, thecapacitor 340 thereof is horizontally offset from with thevertical transistor 330 thereof. In such embodiments, a redistribution structure may be employed to couple thecapacitor 340 of thememory cell 301 to thevertical transistor 330 of thememory cell 301. Thecapacitor 340 may be configured to store a charge representative of a programmable logic state. In some embodiments, thecapacitor 340 of anindividual memory cell 301 comprises a ferroelectric capacitor. Thecapacitor 340 may, for example, including a first electrode 342 (e.g., a lower electrode), a second electrode 346 (e.g., an upper electrode), and adielectric structure 344 between thefirst electrode 342 and thesecond electrode 346. Thefirst electrode 342 and thesecond electrode 346 may each individually comprise at least one conductive material (e.g., one or more of W, WN, Ni, Ta, TaN, TaSi, Pt, Cu, Ag, Au, Al, Mo, Ti, TiN, TiSi, TiSiN, TiAlN, MoN, Ir, IrOx, Ru, RuOx, RuTiN, and conductively doped silicon). Thedielectric structure 344 may, for example, comprise a high dielectric constant (HDC) dielectric material (e.g., a dielectric material having a dielectric constant greater than or equal to about 20), such as one or more of barium strontium titanate (BST), lead ziconate titanate (PZT), lead lanthanum zirconate titanate (PLZT), lead scandium tantalate (PST), strontium bismuth tantalate (SBT), barium bismuth tantalate (BBT), barium titanate (BT), strontium titanate (ST), and tantalum pentoxide (Ta2O5). - As shown in
FIG. 3 , themicroelectronic device structure 300 may further includeisolation material 302 laterally intervening between eachvertical transistor 330 and vertically overlying linearconductive structures 350, optional additional linearconductive structures 352 vertically interposed between theisolation material 302 and the linearconductive structures 350, and anadditional isolation material 354 vertically overlying theisolation material 302 and laterally intervening between eachcapacitor 340. - The
isolation material 302 may be formed to horizontally intervene between horizontally neighboringvertical transistors 330. Theisolation material 302 may extend from and between vertical boundaries of thedielectric liner material 306 of thevertical transistors 330. Theisolation material 302 may be substantially similar to and may be formed in substantially the same manner as the isolation material 102 (FIG. 1F ) previously described herein. - The linear
conductive structures 350 may be formed of and include at least one conductive material, such as one or more of a metal, an alloy, a conductive metal oxide, a conductive metal nitride, a conductive metal silicide, and a conductively doped semiconductor material. By way of non-limiting example, the linearconductive structures 350 may individually be formed of and include one or more of Ru, W, WNx, Ni, Ta, TaNx, TaSix, Pt, Cu, Ag, Au, Al, Mo, Ti, TiNx, TiSix, TiSixNy, TiAlxNy, MoNx, Ir, IrOx, RuOx, RuTixNy, and conductively doped silicon. In some embodiments, the linearconductive structures 350 serve as digit lines (e.g., data lines, bit lines) for the microelectronic device structure. Themicroelectronic device structure 300 may be formed to include multiple rows of the linearconductive structures 350 extending in parallel in the X-direction and separated from one another in the Y-direction. Each linearconductive structure 350 may be coupled to and shared by a row of thememory cells 301. - The linear
conductive structures 350 may be formed to exhibit desired lateral dimensions (e.g., X-direction, Y-direction). For example, the dimensions of an individual linearconductive structure 350 may be selected at least partially based on a function of themicroelectronic device structure 300 and on dimensions and desired spacing of additional components (e.g., transistors). Individual linearconductive structures 350 may exhibit relatively larger dimensions in a first lateral direction (e.g., X-direction) and exhibit relatively smaller dimensions in a second lateral direction (e.g., Y-direction), perpendicular to the first lateral direction. - The additional linear conductive structures 352 (if any) may be formed on or over the linear
conductive structures 350. The additional linearconductive structures 352 may laterally extend in substantially the same direction (e.g., X-direction), and may exhibit substantially similar lateral dimensions (e.g., in the X-direction, in the Y-direction) as the linearconductive structures 350. As shown inFIG. 3 , if formed, the additional linearconductive structures 352 may exhibit a reduced thickness (e.g., in the Z-direction) relative to the linearconductive structures 350. Portions of the additional linearconductive structures 352 may be removed such that thesemiconductive material 304 of thevertical transistors 330 vertically extends to upper surfaces of the linearconductive structures 350. - Each individual additional linear conductive structure 352 (if formed) may serve as a contact shared by a row of the vertical transistors 330 (and, hence, a row of the memory cells 301). The additional linear
conductive structure 352 may be formed of and include at least one conductive material, such as one or more of a metal, an alloy, a conductive metal oxide, a conductive metal nitride, a conductive metal silicide, and a conductively doped semiconductor material. By way of non-limiting example, the additional linearconductive structures 352 may individually be formed of and include one or more of Ru, W, WNx, Ni, Ta, TaNx, TaSix, Pt, Cu, Ag, Au, Al, Mo, Ti, TiNx, TiSix, TiSixNy, TiAlxNy, MoNx, Ir, IrOx, RuOx, RuTixNy, and conductively doped silicon. - Still referring to
FIG. 3 , theadditional isolation material 354 may be formed to horizontally intervene between horizontally neighboringcapacitors 340. Theadditional isolation material 354 may extend from and between vertical boundaries of thefirst electrodes 342 of thecapacitors 340. To form thecapacitors 340, portions of theadditional isolation material 354 may be removed to form openings in theadditional isolation material 354, and then the material of thecapacitors 340 may formed within the openings. - The
additional isolation material 354 may be formed of an insulative material, such as one or more of a dielectric oxide material (e.g., SiOx) and a dielectric nitride material (e.g., SiNy). In some embodiments, theadditional isolation material 354 is formed of and includes SiO2. In additional embodiments, theadditional isolation material 354 is formed of and includes Si3N4. - While
FIG. 3 depictsmemory cells 301 individually including avertical transistor 330 operatively associated with aconductive contact structure 317 of the disclosure, the disclosure is not so limited. Rather, conductive contact structures of the disclosure may be operatively associated with horizontal transistors of the disclosure included in additional memory cells of the disclosure. For example,FIG. 4 is a simplified, partial cross-sectional view illustrating amicroelectronic device structure 400 including ahorizontal transistor 430, in accordance with embodiments of the disclosure. - As shown in
FIG. 4 , ahorizontal transistor 430 includes asource region 432, adrain region 434, achannel region 405 horizontally interposed between thesource region 432 and thedrain region 434, agate electrode 426 vertically over and within horizontal boundaries of thechannel region 405, and adielectric material 406 vertically interposed between thechannel region 405 and thegate electrode 426. Thesource region 432, thedrain region 434, and thechannel region 405 may each be portions of asemiconductive material 404. In some embodiments, thegate electrode 426 is formed vertically above an uppermost boundary of thesemiconductive material 404, and thedielectric material 406 is vertically interposed between the uppermost boundary of thesemiconductive material 404 and thegate electrode 426. In additional embodiments, thegate electrode 426 is formed at least partially (e.g., substantially) vertically below the uppermost boundary of thesemiconductive material 404. For example, thegate electrode 426 may be formed to be at least partially (e.g., substantially) embedded within thesemiconductive material 404. In such embodiment, thedielectric material 406 is interposed between thesemiconductive material 404 and thegate electrode 426. Thechannel region 405 follows an arcuate path around peripheral portions of thegate electrode 426 and thedielectric material 406 within thesemiconductive material 404. - As shown in
FIG. 4 , themicroelectronic device structure 400 further includesconductive contact structures 417 operatively associated with thesource region 432 and thedrain region 434 of an individualhorizontal transistor 430. Theconductive contact structures 417 may be employed to couple thehorizontal transistor 430 to additional structures of themicroelectronic device structure 400. For example, theconductive contact structure 417 operatively associated with thedrain region 434 of thehorizontal transistor 430 may couple thehorizontal transistor 430 to acapacitor 440 to form amemory cell 401. Additionally, theconductive contact structure 417 operatively associated with thesource region 434 of thehorizontal transistor 430 may couple thehorizontal transistor 430 to a conductive line structure 421 (e.g., a conductive line structure, such as a digit line structure). - Each
conductive contact structure 417 may individually be formed within thesource region 432 or thedrain region 434 of thehorizontal transistor 430. In addition, eachconductive contact structure 417 may include ametal silicide material 412, ametal nitride material 414 on or over themetal nitride material 414, and aconductive material 416 on or over themetal nitride material 414. - The conductive contact structures 417 (including the
metal silicide material 412, themetal nitride material 414, and theconductive material 416 thereof) of thehorizontal transistor 430 may individually be formed to have geometric configurations (e.g., dimensions, shapes) similar to as a portion (e.g., lower portion) of the conductive contact structure 117 (FIG. 1F ) formed within the second portion 113 (FIG. 1F ) of the opening 109 (FIG. 1E ). For example, themicroelectronic device structure 400 may be subjected to at least one material removal process (e.g., etching) to remove portions of material (e.g., doped semiconductive material) within thesource region 432 and thedrain region 434 and form openings within each of thesource region 432 and thedrain region 434 to a depth D1. In some embodiments, the depth D1 (e.g., vertical height) of each of the openings (and, hence, of the conductive contact structures 417) is less than or equal to 40 nm, such as from about 10 nm to about 35 nm, from about 12 nm to about 27 nm, or from about 17 nm to about 20 nm. The material removal process may form the openings to have tapered profiles within thesource region 432 and thedrain region 434 substantially similar to that of the second portion 113 (FIG. 1E ) of the opening 109 (FIG. 1E ). Following the formation of the openings, themetal silicide material 412, themetal nitride material 414, and theconductive material 416 may be formed, in sequence, within the openings. Themetal silicide material 412, themetal nitride material 414, and theconductive material 416 may have material compositions and thicknesses substantially similar to and may be formed in substantially the same manner as the metal silicide material 112 (FIG. 1F ), the metal nitride material 114 (FIG. 1F ), and the conductive material 116 (FIG. 1F ) previously described herein, respectively. - The
metal silicide material 412 and themetal nitride material 414 may individually be formed to exhibit a parabolic shape (e.g., a U-shape) within thesource region 432 and thedrain region 434 when viewed from the X-Z plane. In addition, as shown inFIG. 4 , uppermost surfaces of themetal silicide material 412, themetal nitride material 414, and theconductive material 416 may be formed to be substantially coplanar one another. In some embodiments, the uppermost surfaces of the conductive contact structures 417 (including the uppermost surfaces of themetal silicide material 412, themetal nitride material 414, and theconductive material 416 thereof) are formed to be substantially coplanar with uppermost surfaces of thesource region 432 and thedrain region 434. In additional embodiments, the uppermost surfaces of theconductive contact structures 417 are formed to be vertically offset from the uppermost surfaces of thesource region 432 and thedrain region 434. As shown inFIG. 4 , theconductive contact structures 417 may be coupled to additionalconductive structures 419 to couple the conductive contact structures 417 (and, hence, the horizontal transistor 430) to additional features (e.g., structures, materials, devices) of a microelectronic device formed to include thehorizontal transistor 430. - With continued reference to
FIG. 4 , thesemiconductive material 404 may be formed of and include at least one semiconductive material, such as one or more of a silicon material, a silicon-germanium material, a germanium material, a gallium arsenide material, a gallium nitride material, and an indium phosphide material. By way of non-limiting example, thesemiconductive material 404 may be formed of and include at least one silicon material (e.g., monocrystalline silicon, polycrystalline silicon). - The
source region 432 and thedrain region 434 of thehorizontal transistor 430 may comprise conductively-doped regions of thesemiconductive material 404. In some embodiments, thesource region 432 and thedrain region 434 individually comprise semiconductor material (e.g., polysilicon) doped with one or more P-type dopants (e.g., one or more of boron, aluminum, and gallium). In additional embodiments, thesource region 432 and thedrain region 434 individually comprise semiconductor material (e.g., polysilicon) doped with one or more N-type conductivity materials (e.g., one or more of arsenic, phosphorous, antimony, and bismuth). - The
channel region 405 of thehorizontal transistor 430 may comprise a doped region or an undoped region of thesemiconductive material 404. In some embodiments, thechannel region 405 comprises a substantially undoped region of thesemiconductive material 404. - The
gate electrode 426 of thehorizontal transistor 430 may be formed of and include at least one conductive material, such as one or more of a metal, an alloy, a conductive metal oxide, a conductive metal nitride, a conductive metal silicide, and a conductively doped semiconductive material. Thegate electrode 426 may, for example, be formed of and include one or more of W, WNy, Ni, Ta, TaNy, TaSix, Pt, Cu, Ag, Au, Al, Mo, Ti, TiNy, TiSix, TiSixNy, TiAlxNy, MoNx, Ir, IrOz, Ru, and RuOz. - Microelectronic device structures (e.g., the
microelectronic device structures FIGS. 1F, 2, 3, and 4 , respectively) of the disclosure may be included microelectronic devices (e.g., memory devices) of the disclosure. For example, referring next toFIG. 5 , illustrated is a functional block diagram of thememory device 500, in accordance with an embodiment of the disclosure. Thememory device 500 may include, for example, an embodiment of one or more of the microelectronic device structures (e.g.,microelectronic device structures FIG. 5 , thememory device 500 may includememory cells 501,digit lines 502, word lines 504, arow decoder 506, acolumn decoder 508, amemory controller 510, asense device 512, and an input/output device 514. - The
memory cells 501 of thememory device 500 may, for example, correspond to thememory cell 301 previously described herein with reference toFIG. 3 . Thememory cells 501 are programmable to at least two different logic states (e.g.,logic 0 and logic 1). Portions of themicroelectronic device structures memory cells 501 of thememory device 500. Eachmemory cell 501 may individually include a capacitor (e.g., the capacitor 340 (FIG. 3 )) and a transistor (e.g., the vertical transistor 330 (FIG. 3 ), or the horizontal transistor 430 (FIG. 4 )) previously described herein. The capacitor stores a charge representative of the programmable logic state (e.g., a charged capacitor may represent a first logic state, such as a logic 1; and an uncharged capacitor may represent a second logic state, such as a logic 0) of thememory cell 501. The transistor grants access to the capacitor upon application of a minimum threshold voltage to a semiconductive channel thereof for operations (e.g., reading, writing, rewriting) on the storage node structure. - The digit lines 502 are connected to the capacitors (e.g., the capacitors 340 (
FIG. 3 )) of thememory cells 501 by way of the transistors of thememory cells 501. The word lines 504 extend perpendicular to thedigit lines 502, and are connected to gates of the transistors of thememory cells 501. Operations may be performed on thememory cells 501 by activatingappropriate digit lines 502 and word lines 504. Activating adigit line 502 or aword line 504 may include applying a voltage potential to thedigit line 502 or theword line 504. Each column ofmemory cells 501 may individually be connected to one of thedigit lines 502, and each row of thememory cells 501 may individually be connected to one of the word lines 504.Individual memory cells 501 may be addressed and accessed through the intersections (e.g., cross points) of thedigit lines 502 and the word lines 504. - The
memory controller 510 may control the operations ofmemory cells 501 through various components, including therow decoder 506, thecolumn decoder 508, and thesense device 512. Thememory controller 510 may generate row address signals that are directed to therow decoder 506 to activate (e.g., apply a voltage potential to)predetermined word lines 504, and may generate column address signals that are directed to thecolumn decoder 508 to activate (e.g., apply a voltage potential to)predetermined digit lines 502. Thememory controller 510 may also generate and control various voltage potentials employed during the operation of thememory device 500. In general, the amplitude, shape, and/or duration of an applied voltage may be adjusted (e.g., varied), and may be different for various operations of thememory device 500. - During use and operation of the
memory device 500, after being accessed, amemory cell 501 may be read (e.g., sensed) by thesense device 512. Thesense device 512 may compare a signal (e.g., a voltage) of anappropriate digit line 502 to a reference signal in order to determine the logic state of thememory cell 501. If, for example, thedigit line 502 has a higher voltage than the reference voltage, thesense device 512 may determine that the stored logic state of thememory cell 501 is a logic 1, and vice versa. Thesense device 512 may include transistors and amplifiers to detect and amplify a difference in the signals (commonly referred to in the art as “latching”). The detected logic state of amemory cell 501 may be output through thecolumn decoder 508 to the input/output device 514. In addition, thememory cell 501 may be set (e.g., written) by similarly activating anappropriate word line 504 and anappropriate digit line 502 of thememory device 500. By controlling the 502 while theword line 504 is activated, thememory cell 501 may be set (e.g., a logic value may be stored in the memory cell 501). Thecolumn decoder 508 may accept data from the input/output device 514 to be written to thememory cells 501. Furthermore, amemory cell 501 may also be refreshed (e.g., recharged) by reading thememory cell 501. The read operation will place the contents of thememory cell 501 on theappropriate digit line 502, which is then pulled up to full level (e.g., full charge or discharge) by thesense device 512. When theword line 504 associated with thememory cell 501 is deactivated, all ofmemory cells 501 in the row associated with theword line 504 are restored to full charge or discharge. - Accordingly, in at least some embodiments, a memory device comprises word lines, digit lines, and memory cells coupled to the word lines and the digit lines. Each memory cell comprises a vertical transistor and a capacitor. The vertical transistor comprises a lower contact structure, a channel structure, at least one gate electrode, and an upper contact structure. The lower contact structure is coupled to one of the digit lines. The channel structure at least partially vertically overlies the lower contact structure. The at least one gate electrode horizontally neighbors the channel structure. The upper contact structure partially vertically overlies the channel structure. The upper contact structure comprises a lower portion and an upper portion. The lower portion vertically extends into the channel structure and exhibits decreasing horizontal cross-sectional areas at progressively lower vertical elevations within the channel structure. The upper portion vertically overlies an uppermost boundary of the channel structure and exhibits a substantially uniform horizontal cross-sectional area across at least a majority of a vertical height thereof. The capacitor vertically overlies and is coupled to the upper portion of the upper conductive contact structure of the vertical transistor.
- Microelectronic device structures (e.g., the
microelectronic device structures FIGS. 1F, 2, 3, and 4 , respectively) and microelectronic devices (e.g., thememory device 500 previously described with reference toFIG. 5 ) of the disclosure may be included in electronic systems of the disclosure. For example, referring toFIG. 6 , illustrated a functional block diagram of anelectronic system 600, in accordance with embodiments of the disclosure. Theelectronic system 600 may comprise, for example, a computer or computer hardware component, a server or other networking hardware component, a cellular telephone, a digital camera, a personal digital assistant (PDA), portable media (e.g., music) player, a Wi-Fi or cellular-enabled tablet such as, for example, an iPad® or SURFACE® tablet, an electronic book, a navigation device, etc. Theelectronic system 600 includes at least onememory device 602. Thememory device 602 may comprise, for example, an embodiment of one or more of a microelectronic device structure (e.g., themicroelectronic device structures electronic system 600 may further include at least one electronic signal processor device 604 (often referred to as a “microprocessor”). The electronicsignal processor device 604 may, optionally, include an embodiment of a microelectronic device structure (e.g., themicroelectronic device structures memory device 602 and the electronicsignal processor device 604 are depicted as two (2) separate devices inFIG. 6 , in additional embodiments, a single (e.g., only one) memory/processor device having the functionalities of thememory device 602 and the electronicsignal processor device 604 is included in theelectronic system 600. In such embodiments, the memory/processor device may include one or more of a microelectronic device structure (e.g., themicroelectronic device structures electronic system 600 may further include one ormore input devices 606 for inputting information into theelectronic system 600 by a user, such as, for example, a mouse or other pointing device, a keyboard, a touchpad, a button, or a control panel. Theelectronic system 600 may further include one ormore output devices 608 for outputting information (e.g., visual or audio output) to a user such as, for example, a monitor, a display, a printer, an audio output jack, and/or a speaker. In some embodiments, theinput device 606 and theoutput device 608 may comprise a single touchscreen device that can be used both to input information to theelectronic system 600 and to output visual information to a user. Theinput device 606 and theoutput device 608 may communicate electrically with one or more of thememory device 602 and the electronicsignal processor device 604. - Accordingly, in some embodiments, an electronic system comprises an input device, an output device, a processor device operably coupled to the input device and the output device, and a memory device operably coupled to the processor device. The memory device comprises a semiconductive material and a tapered conductive contact structure vertically extending into the semiconductive material. The tapered conductive contact structure comprises a metal silicide material, a metal nitride material, and a conductive material. The metal silicide material is on the semiconductive material and is substantially horizontally surrounded by the semiconductive material across an entire vertical height of the metal silicide material. The metal nitride material is on the metal silicide material and is substantially horizontally surrounded by the metal silicide material across less than or equal to an entire vertical height of the metal nitride material. The conductive material is on the metal nitride material and is substantially horizontally surrounded by the metal nitride material across less than or equal to an entire vertical height of the conductive material.
- The methods of the disclosure may facilitate the formation of microelectronic devices (e.g., microelectronic devices, transistors, memory devices) and systems (e.g., electronic systems) having one or more of increased performance, increased efficiency, increased reliability, and increased durability as compared to conventional devices (e.g., conventional access devices, conventional semiconductor devices, conventional memory devices) and conventional systems (e.g., conventional electronic systems).
- While the disclosure is susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and have been described in detail herein. However, the disclosure is not intended to be limited to the particular forms disclosed. Rather, the disclosure is to cover all modifications, equivalents, and alternatives falling within the scope of the disclosure as defined by the following appended claims and their legal equivalents. For example, elements and features disclosed in relation to one embodiment of the disclosure may be combined with elements and features disclosed in relation to other embodiments of the disclosure.
Claims (25)
1. A microelectronic device, comprising:
a conductive structure comprising:
a first portion having a first width; and
a second portion under the first portion and extending into a semiconductive material, the second portion having a tapered profile defining additional widths varying from the first width at an upper boundary of the second portion to a second width less than the first width at a lower boundary of the second portion, a ratio of the second width to the first width being within a range of from about 1:5 to about 1:2;
a metal nitride material substantially surrounding outer surfaces of the first portion and the second portion of the conductive structure; and
a metal silicide material substantially covering outer surfaces of the metal nitride material within vertical boundaries of the second portion of the conductive structure.
2. The microelectronic device of claim 1 , wherein outer surfaces of the metal silicide material are substantially surrounded by the semiconductive material.
3. The microelectronic device of claim 1 , wherein the lower boundary of the second portion of the conductive structure exhibits a dome shape.
4. The microelectronic device of claim 1 , wherein:
the first portion of the conductive structure has a first vertical height; and
the second portion of the conductive structure has a second vertical height different than the first vertical height.
5. The microelectronic device of claim 1 , wherein a lower portion of the metal nitride material substantially surrounding outer surfaces of the second portion of the conductive structure exhibits a parabolic shape in a longitudinal cross-sectional plane.
6. The microelectronic device of claim 5 , wherein the metal silicide material exhibits the parabolic shape in the longitudinal cross-sectional plane.
7. (canceled)
8. The microelectronic device of claim 1 , wherein a taper angle of the second portion of the conductive structure is within a range of from about 5° to about 15° as measured from a direction perpendicular to the upper boundary of the second portion of the conductive structure.
9. The microelectronic device of claim 1 , wherein the semiconductive material substantially horizontally surrounds the second portion of the conductive structure across an entire vertical height of the second portion of the conductive structure.
10. A microelectronic device, comprising:
a conductive structure comprising:
a first portion having a first width; and
a second portion under the first portion and extending into a polysilicon material, the second portion having a tapered profile defining additional widths varying from the first width at an upper boundary of the second portion to a second width less than the first width at a lower boundary of the second portion;
a metal nitride material substantially surrounding outer surfaces of the first portion and the second portion of the conductive structure; and
a metal silicide material substantially covering outer surfaces of the metal nitride material within vertical boundaries of the second portion of the conductive structure.
11. The microelectronic device of claim 1 , wherein:
the metal silicide material comprises cobalt silicide;
the metal nitride material comprises titanium nitride; and
the conductive structure comprises tungsten.
12. The microelectronic device of claim 1 , wherein a thickness of the metal silicide material is within a range of from about 4 nm to about 10 nm.
13. A method of forming a microelectronic device, comprising:
forming a tapered opening extending into a semiconductive material;
substantially covering portions of the semiconductive material exposed within the tapered opening with a metal silicide material;
forming a metal nitride material to substantially cover surfaces of the metal silicide material within boundaries of the tapered opening and surfaces of an insulative material vertically overlying the metal silicide material, the surfaces of the insulative material partially defining the tapered opening; and
forming a conductive material over surfaces of the metal nitride material within the boundaries of the tapered opening.
14. The method of claim 13 , wherein forming a tapered opening comprises:
forming a first portion of the tapered opening to exhibit a substantially uniform width across a vertical height thereof; and
forming a second portion of the tapered opening underlying the first portion to exhibit a tapered profile defined by additional widths varying from a first width at an upper boundary of the second portion to a second width proximate a lower boundary of the second portion.
15. A method of forming a microelectronic device, comprising:
vertically recessing a semiconductive material relative to an insulative material horizontally surrounding the semiconductive material to form an initial opening;
forming a dielectric material on portions of the semiconductive material and the insulative material defining the initial opening;
removing portions of the dielectric material on the semiconductive material while substantially maintaining additional portions of the dielectric material on the insulative material;
vertically extending the initial opening into the semiconductive material after removing the portions of the dielectric material to form a tapered opening; and
removing the additional portions of the dielectric material from the insulative material after forming the tapered opening;
substantially covering portions of the semiconductive material exposed within the tapered opening with a metal silicide material;
substantially covering surfaces of the metal silicide material within boundaries of the tapered opening with a metal nitride material; and
forming a conductive material over surfaces of the metal nitride material within the boundaries of the tapered opening.
16. The method of claim 15 , wherein forming a dielectric material comprises conformally forming a dielectric oxide material on surfaces of the insulative material and the semiconductive material defining the initial opening.
17. The method of claim 15 , wherein vertically extending the initial opening into the semiconductive material comprises removing an additional portion of the semiconductive material underlying the initial opening such that the tapered opening comprises an upper portion having a longitudinal cross-sectional shape substantially the same as that of the initial opening, and a lower portion having a tapered longitudinal cross-sectional shape different than the longitudinal cross-sectional shape of the upper portion.
18. The method of claim 13 , wherein substantially covering portions of the semiconductive material exposed within the tapered opening with metal silicide material comprises substantially only forming the metal silicide material on the portions of the semiconductive material.
19. (canceled)
20. A memory device, comprising:
word lines;
digit lines; and
memory cells coupled to the word lines and the digit lines, each memory cell comprising:
a vertical transistor comprising:
a lower contact structure coupled to one of the digit lines;
a channel structure at least partially vertically overlying the lower contact structure;
at least one gate electrode horizontally neighboring the channel structure;
an upper contact structure partially vertically overlying the channel structure and comprising:
a lower portion vertically extending into the channel structure and exhibiting decreasing horizontal cross-sectional areas at progressively lower vertical elevations within the channel structure; and
an upper portion vertically overlying an uppermost boundary of the channel structure and exhibiting a substantially uniform horizontal cross-sectional area across at least a majority of a vertical height thereof; and
a capacitor vertically overlying and coupled to the upper portion of the upper contact structure of the vertical transistor.
21. The memory device of claim 20 , wherein the lower portion of the upper contact structure has a taper angle within a range of from about 5° to about 15° as measured from a direction perpendicular to an upper surface of the upper contact structure.
22. The memory device of claim 21 , wherein the lower portion of the upper contact structure comprises:
a metal silicide material on the channel structure;
a first portion of a metal nitride material on the metal silicide material; and
a first portion of a conductive material on the metal nitride material.
23. The memory device of claim 22 , wherein the upper portion of the upper contact structure comprises:
a second portion of the metal nitride material directly horizontally adjacent an insulative material horizontally neighboring the channel structure; and
a second portion of the conductive material directly horizontally adjacent the second portion of the metal nitride material.
24. An electronic system, comprising:
an input device;
an output device;
a processor device operably coupled to the input device and the output device; and
a memory device operably coupled to the processor device, the memory device comprising:
a semiconductive material; and
a tapered conductive contact structure vertically extending into the semiconductive material and comprising:
a metal silicide material on the semiconductive material, the metal silicide material substantially horizontally surrounded by the semiconductive material across an entire vertical height of the metal silicide material;
a metal nitride material on the metal silicide material, the metal nitride material substantially horizontally surrounded by the metal silicide material across less than or equal to an entire vertical height of the metal nitride material; and
a conductive material on the metal nitride material, the conductive material substantially horizontally surrounded by the metal nitride material across less than or equal to an entire vertical height of the conductive material, the conductive material comprising:
a first portion having a first width; and
a second portion under the first portion and extending into a semiconductive material, the second portion having a tapered profile defining additional widths varying from the first width at an upper boundary of the second portion to a second width less than the first width at a lower boundary of the second portion, a ratio of the second width to the first width being within a range of from about 1:5 to about 1:2.
25. The electronic system of claim 24 , wherein portions of each of the metal silicide material, the metal nitride material, and the second portion of the conductive material of the tapered conductive contact structure exhibit a taper angle within a range of from about 5° to about 15° as measured from a direction orthogonal an uppermost surface of the tapered conductive contact structure.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/167,853 US11393908B1 (en) | 2021-02-04 | 2021-02-04 | Methods of forming a microelectronic device, and related microelectronic devices, memory devices, and electronic systems |
CN202111623846.7A CN114864541B (en) | 2021-02-04 | 2021-12-28 | Microelectronic devices and related memory devices, electronic systems, and methods |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/167,853 US11393908B1 (en) | 2021-02-04 | 2021-02-04 | Methods of forming a microelectronic device, and related microelectronic devices, memory devices, and electronic systems |
Publications (2)
Publication Number | Publication Date |
---|---|
US11393908B1 US11393908B1 (en) | 2022-07-19 |
US20220246736A1 true US20220246736A1 (en) | 2022-08-04 |
Family
ID=82385135
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/167,853 Active US11393908B1 (en) | 2021-02-04 | 2021-02-04 | Methods of forming a microelectronic device, and related microelectronic devices, memory devices, and electronic systems |
Country Status (2)
Country | Link |
---|---|
US (1) | US11393908B1 (en) |
CN (1) | CN114864541B (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109979946B (en) * | 2019-03-15 | 2021-06-11 | 惠科股份有限公司 | Array substrate, manufacturing method thereof and display panel |
US11557593B2 (en) * | 2020-11-30 | 2023-01-17 | Micron Technology, Inc. | Array of memory cells, methods used in forming an array of memory cells, methods used in forming an array of vertical transistors, and methods used in forming an array of capacitors |
US11948991B2 (en) * | 2021-12-09 | 2024-04-02 | Nanya Technology Corporation | Semiconductor structure having an electrical contact |
US11830762B2 (en) | 2021-12-09 | 2023-11-28 | Nanya Technology Corporation | Method of manufacturing semiconductor structure |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008010737A (en) * | 2006-06-30 | 2008-01-17 | Toshiba Corp | Semiconductor device and its manufacturing method |
US8067798B2 (en) * | 2008-03-31 | 2011-11-29 | Rohm Co., Ltd. | Semiconductor device |
US7880210B2 (en) * | 2008-05-23 | 2011-02-01 | Qimonda Ag | Integrated circuit including an insulating structure below a source/drain region and method |
US20100171173A1 (en) * | 2009-01-08 | 2010-07-08 | Force Mos Technology Co. Ltd. | Trench mosfet with improved source-body contact |
US20100200912A1 (en) * | 2009-02-11 | 2010-08-12 | Force Mos Technology Co. Ltd. | Mosfets with terrace irench gate and improved source-body contact |
KR101820022B1 (en) * | 2010-11-11 | 2018-01-19 | 삼성전자주식회사 | Semiconductor devices having vertical channel transistors and methods for fabricating the same |
US8569816B2 (en) * | 2011-04-21 | 2013-10-29 | Freescale Semiconductor, Inc. | Isolated capacitors within shallow trench isolation |
KR101993355B1 (en) * | 2013-03-13 | 2019-09-30 | 삼성전자주식회사 | Method of fabricating a semiconductor device |
US9905648B2 (en) * | 2014-02-07 | 2018-02-27 | Stmicroelectronics, Inc. | Silicon on insulator device with partially recessed gate |
KR102366295B1 (en) * | 2015-09-15 | 2022-02-22 | 삼성전자주식회사 | Semiconductor device, and method of manufacturing the same |
KR102600998B1 (en) * | 2016-09-28 | 2023-11-13 | 삼성전자주식회사 | Semiconductor devices |
KR102624631B1 (en) * | 2016-12-02 | 2024-01-12 | 삼성전자주식회사 | Semiconductor devices |
US10297290B1 (en) * | 2017-12-29 | 2019-05-21 | Micron Technology, Inc. | Semiconductor devices, and related control logic assemblies, control logic devices, electronic systems, and methods |
WO2020076758A1 (en) * | 2018-10-09 | 2020-04-16 | Micron Technology, Inc. | Devices including vertical transistors having hydrogen barrier materials, and related methods |
US11205720B2 (en) * | 2019-05-30 | 2021-12-21 | Rohm Co., Ltd. | Semiconductor device with contact plugs |
US11189523B2 (en) * | 2019-06-12 | 2021-11-30 | Nanya Technology Corporation | Semiconductor structure and fabrication method thereof |
US11088251B2 (en) * | 2019-10-01 | 2021-08-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Source/drain contacts for semiconductor devices and methods of forming |
US11043497B1 (en) * | 2019-12-19 | 2021-06-22 | Micron Technology, Inc. | Integrated memory having non-ohmic devices and capacitors |
US11309402B2 (en) * | 2020-03-05 | 2022-04-19 | Sandisk Technologies Llc | Semiconductor device containing tubular liner spacer for lateral confinement of self-aligned silicide portions and methods of forming the same |
-
2021
- 2021-02-04 US US17/167,853 patent/US11393908B1/en active Active
- 2021-12-28 CN CN202111623846.7A patent/CN114864541B/en active Active
Also Published As
Publication number | Publication date |
---|---|
CN114864541A (en) | 2022-08-05 |
CN114864541B (en) | 2023-10-20 |
US11393908B1 (en) | 2022-07-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI725572B (en) | Methods of forming a device, and related devices and electronic systems | |
US11393908B1 (en) | Methods of forming a microelectronic device, and related microelectronic devices, memory devices, and electronic systems | |
US11476259B2 (en) | Memory devices including void spaces between transistor features, and related semiconductor devices and electronic systems | |
US11127745B2 (en) | Devices, methods of forming a device, and memory devices | |
US20230081634A1 (en) | Devices including heterogeneous channels, and related memory devices, electronic systems, and methods | |
US11653488B2 (en) | Apparatuses including transistors, and related methods, memory devices, and electronic systems | |
US20210202491A1 (en) | Microelectronic devices and memory devices | |
CN112397514B (en) | Apparatus including single crystal material, and related methods, electronic devices, and electronic systems | |
US11658246B2 (en) | Devices including vertical transistors, and related methods and electronic systems | |
US20210296167A1 (en) | Methods for reliably forming microelectronic devices with conductive contacts to silicide regions, and related systems | |
US20240038588A1 (en) | Methods of forming the microelectronic devices, and related microelectonic devices and electronic systems | |
US11257766B1 (en) | Methods of forming microelectronic devices, and related microelectronic devices, memory devices, and electronic systems | |
US20230397398A1 (en) | Microelectronic devices, related electronic systems, and methods of forming microelectronic devices | |
US20240074142A1 (en) | Microelectronic devices, related memory devices, electronic systems, and methods | |
US20230397408A1 (en) | Apparatuses including semiconductive pillar structures, and related methods, memory devices, and electronic systems |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction |