US20220238665A1 - Semiconductor structure and formation method thereof - Google Patents
Semiconductor structure and formation method thereof Download PDFInfo
- Publication number
- US20220238665A1 US20220238665A1 US17/717,115 US202217717115A US2022238665A1 US 20220238665 A1 US20220238665 A1 US 20220238665A1 US 202217717115 A US202217717115 A US 202217717115A US 2022238665 A1 US2022238665 A1 US 2022238665A1
- Authority
- US
- United States
- Prior art keywords
- layer
- groove
- metal silicide
- drain region
- semiconductor structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 106
- 238000000034 method Methods 0.000 title claims abstract description 25
- 230000015572 biosynthetic process Effects 0.000 title abstract description 12
- 229910052751 metal Inorganic materials 0.000 claims abstract description 94
- 239000002184 metal Substances 0.000 claims abstract description 91
- 229910021332 silicide Inorganic materials 0.000 claims abstract description 75
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims abstract description 75
- 239000000758 substrate Substances 0.000 claims abstract description 62
- 239000000463 material Substances 0.000 claims description 31
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 14
- 229910000428 cobalt oxide Inorganic materials 0.000 claims description 10
- IVMYJDGYRUAWML-UHFFFAOYSA-N cobalt(ii) oxide Chemical compound [Co]=O IVMYJDGYRUAWML-UHFFFAOYSA-N 0.000 claims description 10
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 9
- 229910017052 cobalt Inorganic materials 0.000 claims description 9
- 239000010941 cobalt Substances 0.000 claims description 9
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 claims description 9
- 239000010936 titanium Substances 0.000 claims description 9
- 229910052719 titanium Inorganic materials 0.000 claims description 9
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 claims description 8
- 229910052733 gallium Inorganic materials 0.000 claims description 8
- 229910052715 tantalum Inorganic materials 0.000 claims description 8
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 claims description 8
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 claims description 8
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 claims description 7
- 229910000476 molybdenum oxide Inorganic materials 0.000 claims description 7
- 229910000480 nickel oxide Inorganic materials 0.000 claims description 7
- PQQKPALAQIIWST-UHFFFAOYSA-N oxomolybdenum Chemical compound [Mo]=O PQQKPALAQIIWST-UHFFFAOYSA-N 0.000 claims description 7
- GNRSAWUEBMWBQH-UHFFFAOYSA-N oxonickel Chemical compound [Ni]=O GNRSAWUEBMWBQH-UHFFFAOYSA-N 0.000 claims description 7
- MUMZUERVLWJKNR-UHFFFAOYSA-N oxoplatinum Chemical compound [Pt]=O MUMZUERVLWJKNR-UHFFFAOYSA-N 0.000 claims description 7
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 claims description 7
- 229910003446 platinum oxide Inorganic materials 0.000 claims description 7
- 229910001936 tantalum oxide Inorganic materials 0.000 claims description 7
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 claims description 7
- 229910002601 GaN Inorganic materials 0.000 claims description 4
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 claims description 4
- ZXEYZECDXFPJRJ-UHFFFAOYSA-N $l^{3}-silane;platinum Chemical compound [SiH3].[Pt] ZXEYZECDXFPJRJ-UHFFFAOYSA-N 0.000 claims description 3
- YXTPWUNVHCYOSP-UHFFFAOYSA-N bis($l^{2}-silanylidene)molybdenum Chemical compound [Si]=[Mo]=[Si] YXTPWUNVHCYOSP-UHFFFAOYSA-N 0.000 claims description 3
- 229910021344 molybdenum silicide Inorganic materials 0.000 claims description 3
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 claims description 3
- 229910021334 nickel silicide Inorganic materials 0.000 claims description 3
- 229910021339 platinum silicide Inorganic materials 0.000 claims description 3
- 229910021341 titanium silicide Inorganic materials 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 259
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 10
- 230000008569 process Effects 0.000 description 10
- 238000010586 diagram Methods 0.000 description 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 239000011810 insulating material Substances 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 5
- 230000005669 field effect Effects 0.000 description 4
- 235000012239 silicon dioxide Nutrition 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- 230000004888 barrier function Effects 0.000 description 3
- 230000007547 defect Effects 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 239000011229 interlayer Substances 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 238000004151 rapid thermal annealing Methods 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 239000005380 borophosphosilicate glass Substances 0.000 description 1
- 230000003139 buffering effect Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
- H01L29/0653—Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/413—Nanosized electrodes, e.g. nanowire electrodes comprising one or a plurality of nanowires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66636—Lateral single gate silicon transistors with source or drain recessed by etching or first recessed by etching and then refilled
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7838—Field effect transistors with field effect produced by an insulated gate without inversion channel, e.g. buried channel lateral MISFETs, normally-on lateral MISFETs, depletion-mode lateral MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
- H01L29/456—Ohmic electrodes on silicon
Definitions
- the present disclosure relates to the field of semiconductors, and more particularly, to a semiconductor structure and a formation method thereof.
- a contact structure on a dielectric layer to implement electrical connection between semiconductor devices is a widely used technology.
- the contact structure may be directly and electrically connected to a gate and a source/drain of a transistor, or may also be used for electrical connection between layers.
- a metal silicide layer may be formed on the surface of the gate and the source/drain of the contact structure to be formed through metal deposition and rapid annealing.
- An existing process of forming the contact structure includes following steps.
- a semiconductor substrate is provided, wherein a gate structure is formed in the semiconductor substrate, and a source/drain region is formed in the semiconductor substrate on two sides of the gate structure.
- a cobalt metal layer is deposited on a surface of the gate structure, a surface of the source/drain region, and a surface of the semiconductor substrate. Rapid thermal annealing is performed such that the cobalt metal layer reacts with silicon in the gate structure and the source/drain region to form a metal silicide. Unreacted metal is removed.
- An interlayer dielectric layer is formed on a surface of the metal silicide and the surface of the gate structure. The interlayer dielectric layer is etched to form, in the dielectric layer, a contact hole exposed from the surface of the metal silicide. Metal is filled in the contact hole to form a metal plug.
- One technical problem solved in accordance with various embodiments is how to reduce leakage current between a semiconductor substrate and a connection structure such as a metal plug and a metal silicide layer.
- Various embodiments provide a semiconductor structure, which includes:
- a semiconductor substrate having a source region or drain region therein, the source region or drain region having a groove;
- a metal silicide layer arranged on a surface of a sidewall of the groove
- a conducting layer filled in the groove and arranged on the metal silicide layer and the insulating layer.
- the contact structure further includes a buffer layer, and the buffer layer covers the insulating layer and correspondingly covers the metal silicide layer on the sidewall of the groove.
- the buffer layer includes a titanium nitride layer and a titanium layer arranged on the titanium nitride layer, or includes a tantalum nitride layer and a tantalum layer arranged on the tantalum nitride layer, or includes a gallium layer and a gallium nitride layer arranged on the gallium layer.
- a material of the metal silicide layer includes one or more of cobalt silicide, nickel silicide, platinum silicide, tantalum silicide, molybdenum silicide, and titanium silicide.
- a material of the insulating layer includes one or more of cobalt oxide, nickel oxide, platinum oxide, tantalum oxide, molybdenum oxide, and titanium oxide.
- the metal silicide layer has a thickness of 10-50 nm, and the insulating layer has a thickness of 1-2 nm.
- a gate structure is formed on the semiconductor substrate, and the source region or drain region is respectively arranged in the semiconductor substrate on two sides of the gate structure.
- the semiconductor substrate further has a dielectric layer, and in the dielectric layer there is provided with a metal plug connected to the contact structure.
- Various embodiments provide a method for forming a semiconductor structure, which includes:
- a buffer layer is formed on the insulating layer before forming the conducting layer.
- a dielectric layer is formed on the semiconductor substrate before forming the metal silicide layer in the source region or drain region, wherein the dielectric layer has a through hole exposed from a surface of the source region or drain region.
- a groove is formed in the source region or drain region at a bottom of the through hole, and the metal silicide layer is formed on the sidewall of the groove.
- a dielectric layer covering the metal silicide layer, the conducting layer and the semiconductor substrate is formed after forming the conducting layer, and a metal plug is formed in the dielectric layer, wherein the metal plug is connected to the conducting layer.
- a material of the insulating layer includes one or more of cobalt oxide, nickel oxide, platinum oxide, tantalum oxide, molybdenum oxide, and titanium oxide.
- the metal silicide layer has a thickness of 10-50 nm, and the insulating layer has a thickness of 1-2 nm.
- a gate structure is formed on the semiconductor substrate, and the source region or drain region is respectively formed in the semiconductor substrate on two sides of the gate structure.
- a metal silicide layer is formed on a sidewall of a groove to reduce a contact resistance
- an insulating layer is formed on the bottom of the groove, such that when electric current is transmitted downward from a conducting layer, the insulating layer may form a barrier. Therefore, the electric current may be blocked by the insulating layer in a vertical direction, and can only flow to a direction toward the sidewall of the groove, rather than vertically leak into a semiconductor substrate at the bottom of the insulating layer. In this way, an impact of the electric current on the source region or drain region is reduced, and a probability of occurrence of device defects is reduced.
- the source region or drain region of a planar-type field effect transistor is arranged transversely. Therefore, when the electric current transversely flows from the conducting layer to the source region or drain region, it is easier to implement conduction of the electric current between the source region and the drain region, and the leakage current from the source region to the semiconductor substrate or the leakage current from the drain region to the semiconductor substrate can be reduced, and thus a conduction performance of the field effect transistor can be effectively improved.
- FIG. 1 is a schematic structural diagram of a semiconductor structure according to an embodiment of the present disclosure.
- FIG. 2 - FIG. 8 are schematic structural diagrams showing a formation process of the semiconductor structure according to an embodiment of the present disclosure.
- various embodiments provide a semiconductor structure and a formation method thereof.
- a metal silicide layer is formed on a sidewall of a groove to reduce a contact resistance
- an insulating layer is formed on the bottom of the groove, such that when electric current is transmitted downward from a conducting layer, the insulating layer may form a barrier. Therefore, the electric current may be blocked by the insulating layer in a vertical direction, and can only flow to a direction toward the sidewall of the groove, rather than vertically leak into a semiconductor substrate at the bottom of the insulating layer. In this way, an impact of the electric current on a source region or drain region is reduced, and a probability of occurrence of device defects is reduced.
- FIG. 1 is a schematic structural diagram of a semiconductor structure according to one embodiment.
- the semiconductor structure of this embodiment includes:
- a semiconductor substrate 200 having a source region or drain region 201 therein, the source region or drain region 201 having a groove 209 ;
- a metal silicide layer 203 arranged on a surface of a sidewall of the groove 209 ;
- an insulating layer 204 arranged on a bottom surface of the groove 209 , wherein an edge of the insulating layer 204 is in contact with a bottom surface of the metal silicide layer 203 on the sidewall of the groove 209 ;
- a conducting layer 208 filled in the groove 209 and arranged on the metal silicide layer 203 and the insulating layer 204 .
- a material of the semiconductor substrate 200 may be silicon (Si), germanium (Ge), or silicon germanium (GeSi), silicon carbide (SiC). Moreover, a material of the semiconductor substrate 200 may be silicon on insulator (SOI) or germanium on insulator (GOO. Furthermore, the material of the semiconductor substrate 200 may be other materials, for example, III-V compounds such as gallium arsenide.
- the semiconductor substrate 200 in this embodiment is a silicon semiconductor substrate.
- the semiconductor substrate 200 has active regions (not shown in the figure) and trench isolation structures (not shown in the figure) for isolating the active regions.
- a semiconductor device (not shown in the figure) may be formed on the active region of the semiconductor substrate 200 , and the semiconductor device includes a transistor.
- the transistor includes a gate structure arranged on the surface of the semiconductor substrate 200 and the source region or drain region 201 arranged in the semiconductor substrate on two sides of the gate structure.
- the gate structure may include a gate dielectric layer arranged on the surface of the semiconductor substrate 200 , a gate electrode arranged on the gate dielectric layer, and a side wall positioned on sidewall surfaces of the gate electrode and the gate dielectric layer.
- the source region or drain region 201 is doped with impurity ions.
- the metal silicide layer 203 is arranged on the sidewall of the groove 209 , and the metal silicide layer 203 is shaped like a hollow ring.
- the metal silicide layer 203 can reduce a contact resistance between the conducting layer or a conducting plug and the source region or drain region 201 .
- the metal silicide layer 203 has a certain junction leakage current.
- a material of the metal silicide layer 203 includes one or more of cobalt silicide, nickel silicide, platinum silicide, tantalum silicide, molybdenum silicide, and titanium silicide.
- the metal silicide layer 203 has a thickness of 10-50 nm.
- the metal silicide layer 203 is formed on the sidewall of the groove 209 to reduce the contact resistance
- the insulating layer 204 is formed on the bottom of the groove 209 , such that when electric current is transmitted downward from the conducting layer 208 , the insulating layer 204 may form a barrier. Therefore, the electric current may be blocked by the insulating layer 204 in a vertical direction, and can only flow to a direction (the direction of arrow as shown in FIG. 1 ) toward the sidewall of the groove 209 , rather than vertically leak into the semiconductor substrate 200 at the bottom of the insulating layer 204 . In this way, the impact of the electric current on the source region or drain region 201 is reduced, and the probability of occurrence of device defects is reduced.
- the source region or drain region 201 of a planar-type field effect transistor is arranged transversely. Therefore, when the electric current transversely flows from the conducting layer 208 to the source region or drain region, it is easier to implement conduction of the electric current between the source region and the drain region, and the leakage current from the source region to the semiconductor substrate 200 or the leakage current from the drain region to the semiconductor substrate 200 can be reduced, and thus the conduction performance of the field effect transistor can be effectively improved.
- a material of the insulating layer 204 is a non-conducting insulating material.
- the material of the insulating layer 204 is one or more of cobalt oxide, nickel oxide, platinum oxide, tantalum oxide, molybdenum oxide, and titanium oxide.
- the insulating layer 204 has a thickness of 1-2 nm. When the electric current is transmitted downward from the conducting layer 208 , the insulating layer can better block the electric current.
- the insulating layer 204 has the same metallic elements as the metal silicide layer 203 to simplify the manufacturing process. For example, when the material of the metal silicide layer 203 is cobalt silicide, the material of the insulating layer 204 is cobalt oxide.
- the contact structure further includes a buffer layer 207 , and the buffer layer 207 covers the insulating layer 204 and correspondingly covers the metal silicide layer 203 on the sidewall of the groove 209 .
- the buffer layer 207 plays a role in blocking metal diffusion of the conducting layer 208 , buffering a stress, and matching an adhesion force between film layers.
- the buffer layer 207 may include a titanium nitride layer and a titanium layer arranged on the titanium nitride layer, or include a tantalum nitride layer and a tantalum layer arranged on the tantalum nitride layer, or include a gallium layer and a gallium nitride layer arranged on the gallium layer.
- the buffer layer 207 includes a titanium nitride layer 205 and a titanium layer 206 arranged on the titanium nitride layer 205 .
- the titanium nitride layer 205 has a thickness of 2-4 nm
- the titanium layer 206 has a thickness of 2-4 nm.
- the conducting layer 208 fills the groove, and the material of the conducting layer 45 may be a conducting material such as copper or tungsten.
- the semiconductor substrate 200 further has a dielectric layer 202 .
- the dielectric layer 202 has a through hole exposed from a partial surface of the source region or drain region 201 , a position of the through hole is corresponding to that of the groove 209 , and the conducting layer 208 extends upward to fill the through hole.
- the buffer layer 207 may also cover a sidewall of the through hole.
- the semiconductor substrate 200 may have a dielectric layer similar to the dielectric layer 202 shown in this embodiment.
- the dielectric layer 202 in that embodiment may have a through hole exposed from a partial surface of the source region or drain region 201 , and a conducting plug is formed in the through hole.
- the conducting plug is arranged above the conducting layer 208 , and the conducting plug is electrically connected to the conducting layer.
- the dielectric layer 202 may be a single-layered or multi-layered stack structure, silicon oxide, silicon nitride, silicon oxynitride, fluorine-doped silicon dioxide (FSG), boron-doped silicon dioxide (BSG), phosphorus-doped silicon dioxide (PSG) or boron-phosphorus-doped silicon dioxide (BPSG), low-K materials, other suitable materials and/or combinations of the above materials.
- FSG fluorine-doped silicon dioxide
- BSG boron-doped silicon dioxide
- PSG phosphorus-doped silicon dioxide
- BPSG boron-phosphorus-doped silicon dioxide
- FIG. 2 - FIG. 8 are schematic structural diagrams showing a formation process of the semiconductor structure according to an embodiment of the present disclosure.
- a semiconductor substrate 200 having a source region or drain region 201 is provided.
- the semiconductor substrate 200 has active regions (not shown in the figure) and trench isolation structures (not shown in the figure) for isolating the active regions.
- a semiconductor device (not shown in the figure) may be formed on the active region of the semiconductor substrate 200 , and the semiconductor device includes a transistor.
- the source region or drain region 201 is a source/drain region of the transistor, a gate structure (not shown in the figure) is also formed on the semiconductor substrate 200 , and the source region or drain region 201 is respectively arranged in the semiconductor substrate 200 on two sides of the gate structure.
- the gate structure may include a gate dielectric layer arranged on the surface of the semiconductor substrate 200 , a gate electrode arranged on the gate dielectric layer, and a side wall positioned on sidewall surfaces of the gate electrode and the gate dielectric layer.
- a material of the gate dielectric layer may be silicon oxide or a high-K dielectric material, and a material of the gate electrode may be polysilicon or metal.
- a dielectric layer 202 may be formed on the semiconductor substrate 200 , and the dielectric layer 202 has a through hole 209 exposed from a partial surface of the source region or drain region 201 .
- the through hole 209 is formed in the dielectric layer by using an etching process.
- the dielectric layer 202 may not be formed on the semiconductor substrate 200 , and subsequently the source region or drain region 201 is directly etched to form the groove in the source region or drain region 201 .
- the groove 210 is formed in the source region or drain region 201 .
- an objective of forming the groove 210 is to facilitate the subsequent formation of the metal silicide layer on the sidewall of the groove 210 and the formation of the insulating layer at the bottom of the groove, and the formed metal silicide layer has a certain height. Subsequently, the insulating layer is formed at the bottom of the groove and the conducting layer is formed on the insulating layer. In this way, it is ensured that the electric current of the conducting layer can flow to the corresponding source region or drain region through the metal silicide layer without having a negative effect on the conduction between the source region and the drain region.
- the source region or drain region 201 at the bottom of the through hole 209 is etched along the through hole 209 in the dielectric layer 202 , and the groove 210 is formed in the source region or drain region 201 , and the source region or drain region 201 may be etched by using wet and dry etching processes.
- the width of the formed groove 210 is smaller than that of the source region (or drain region) 201
- the depth of the groove 210 is smaller than that of the source region (or drain region) 201 .
- a patterned mask layer may be formed on the semiconductor substrate, wherein the patterned mask layer has an opening exposed from the partial surface of the source region or drain region 201 .
- the source region or drain region 201 is etched by using the patterned mask layer as a mask, and the groove is formed in the source region or drain region 201 .
- the number of the groove 210 in the source region or drain region 201 may be at least one (more than or equal to two).
- the metal silicide layer 203 is formed on the surface of the sidewall of the groove 210 .
- a material of the insulating layer 204 is a non-conducting insulating material.
- the material of the insulating layer 204 is one or more of cobalt oxide, nickel oxide, platinum oxide, tantalum oxide, molybdenum oxide, and titanium oxide.
- the insulating layer 204 has a thickness of 1-2 nm. When the electric current is transmitted downward from the conducting layer 208 , the insulating layer can better block the electric current.
- the insulating layer 204 has the same metallic elements as the metal silicide layer 203 to simplify the manufacturing process. For example, when the material of the metal silicide layer 203 is cobalt silicide, the material of the insulating layer 204 is cobalt oxide.
- the formation process of the metal silicide layer 201 is as below.
- a metal layer (not shown in the figure) is formed on the sidewall and the bottom surface of the groove 210 , the sidewall and the bottom surface of the through hole 209 , and the surface of the dielectric layer 202 .
- the material of the metal layer is one or more of cobalt, nickel, platinum, tantalum, molybdenum, and titanium.
- the rapid thermal annealing is performed, such that the metal in the metal layer reacts with silicon in the source region or drain region 201 to form the metal silicide layer.
- the unreacted metal layer on the sidewall of the through hole 209 and the surface of the dielectric layer 202 is removed, wherein the unreacted metal layer may be removed by wet etching.
- the metal silicide layer at the bottom of the groove 210 is removed by etching, and the metal silicide layer 203 is formed on the surface of the sidewall of the groove 210 , wherein the metal silicide layer at the bottom of the groove 210 may be removed by using an anisotropic dry etching process.
- the insulating layer 204 is formed on the bottom surface of the groove 209 .
- the formation process of the insulating layer 204 is as below.
- An insulating material layer is formed on the sidewall and the bottom surface of the groove 210 , the sidewall surface of the through hole 209 , and the surface of the dielectric layer 202 .
- the insulating material layer is formed by using a deposition process.
- the insulating material layer on the sidewall surface of the groove 210 , the sidewall surface of the through hole 209 , and the surface of the dielectric layer 202 is removed by etching, and the insulating layer 204 is formed on the bottom surface of the groove 210 , wherein an edge of the insulating layer 204 is in contact with the bottom surface of the metal silicide layer 201 on the sidewall of the groove 210 .
- a material of the insulating layer 204 is a non-conducting insulating material.
- the material of the insulating layer 204 is one or more of cobalt oxide, nickel oxide, platinum oxide, tantalum oxide, molybdenum oxide, and titanium oxide.
- the insulating layer 204 has a thickness of 1-2 nm. When the electric current is transmitted downward from the conducting layer 208 , the insulating layer can better block the electric current.
- the insulating layer 204 has the same metallic elements as the metal silicide layer 203 to simplify the manufacturing process. For example, when the material of the metal silicide layer 203 is cobalt silicide, the material of the insulating layer 204 is cobalt oxide.
- a conducting layer 208 is formed on the insulating layer 204 , and the conducting layer 208 fills the groove.
- the conducting layer 208 not only fills the groove 210 (referring to FIG. 5 ), but also fills the through hole 209 (referring to FIG. 5 ).
- the conducting layer 208 may only fill the groove 210 (referring to FIG. 5 ).
- the material of the conducting layer 208 may be Cu, Al, W or other conducting materials.
- a buffer layer 207 is formed on the insulating layer 204 before forming the conducting layer 208 .
- the buffer layer 207 may include a titanium nitride layer and a titanium layer arranged on the titanium nitride layer, or include a tantalum nitride layer and a tantalum layer arranged on the tantalum nitride layer, or include a gallium layer and a gallium nitride layer arranged on the gallium layer.
- the buffer layer 207 includes a titanium nitride layer 205 and a titanium layer 206 arranged on the titanium nitride layer 205 .
- the titanium nitride layer 205 has a thickness of 2-4 nm
- the titanium layer 206 has a thickness of 2-4 nm.
- the buffer layer 207 may also cover the sidewall surface of the through hole in addition to covering the sidewall surface of the groove.
- FIG. 7 is a schematic structural diagram showing a vertical view of the semiconductor structure as shown in FIG. 6 after the conducting layer 208 is formed in an embodiment, wherein neither the dielectric layer 202 nor the buffer layer 207 is shown in FIG. 7 .
- the source region or drain region 201 is respectively arranged in the semiconductor substrate on two sides of the gate structure 300 .
- the source region or drain region 201 has a groove, and on the sidewall of the groove there is provided with the metal silicide layer 203 .
- An insulating layer 204 is arranged at the bottom of the groove (referring to FIG. 6 ), the conducting layer 208 is arranged on the insulating layer 204 , and the conducting layer 208 fills the groove.
- FIG. 7 is a schematic structural diagram showing a vertical view of the semiconductor structure as shown in FIG. 6 after the conducting layer 208 is formed in an embodiment, wherein neither the dielectric layer 202 nor the buffer layer 207 is shown in FIG. 7 .
- the source region or drain region 201 is respectively arranged in the semiconductor substrate on two sides of the gate structure 300 .
- the source region or drain region 201 has a groove, and on the sidewall of the groove there is provided with the metal silicide layer 203 .
- An insulating layer 204 is arranged at the bottom of the groove (referring to FIG.
- the conducting layer 208 is arranged on the insulating layer 204 , and the conducting layer 208 fills the groove. Subsequently, a metal layer 301 electrically connected to the conducting layer 208 may be formed on the conducting layer 208 .
- FIG. 8 is a schematic structural diagram showing a vertical view of the semiconductor structure as shown in FIG. 6 after the conducting layer 208 is formed, wherein neither the dielectric layer 202 nor the buffer layer 207 is shown in FIG. 8 .
- the source region or drain region 201 is respectively arranged in the semiconductor substrate on two sides of the gate structure 300 , and the source region or drain region 201 has a plurality of grooves. Reference is made by taking an example where the source region or drain region 201 has two grooves, wherein on the sidewall of each of the grooves there is provided with the metal silicide layer 203 .
- An insulating layer 204 is arranged at the bottom of each of the grooves (referring to FIG.
- the conducting layer 208 is arranged on the insulating layer 204 , and the conducting layer 208 fills the grooves. Subsequently, a metal layer 302 electrically connected to a plurality of conducting layers 208 on the source region or drain region 201 may be formed on the conducting layer 208 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Nanotechnology (AREA)
- Materials Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
A semiconductor structure and a formation method thereof are provided. The semiconductor structure includes: a semiconductor substrate having a source region or drain region therein. The source region or drain region has a groove. The semiconductor structure can include a metal silicide layer arranged on a surface of a sidewall of the groove and an insulating layer arranged on a bottom surface of the groove. The edge of the insulating layer is in contact with a bottom surface of the metal silicide layer on the sidewall of the groove; and a conducting layer filled in the groove and arranged on the metal silicide layer and the insulating layer. The semiconductor structure of the present disclosure can prevent electric current from leaking into the semiconductor substrate at the bottom of the source/drain region.
Description
- The present disclosure is a continuation of U.S. patent application Ser. No. 17/087,431, filed on Nov. 2, 2020, which is a continuation of PCT/CN2019/127854, filed on Dec. 24, 2019, which claims priority to Chinese Patent Application No. 201910402381.9, titled “SEMICONDUCTOR STRUCTURE AND FORMATION METHOD THEREOF” and filed on May 15, 2019, the entire contents of which are incorporated herein by reference.
- The present disclosure relates to the field of semiconductors, and more particularly, to a semiconductor structure and a formation method thereof.
- At present, in fabrication processes of semiconductors, forming a contact structure on a dielectric layer to implement electrical connection between semiconductor devices is a widely used technology. The contact structure may be directly and electrically connected to a gate and a source/drain of a transistor, or may also be used for electrical connection between layers. In order to reduce contact resistance of the electrical connection between the contact structure and the gate and the source/drain of the transistor, generally a metal silicide layer may be formed on the surface of the gate and the source/drain of the contact structure to be formed through metal deposition and rapid annealing.
- An existing process of forming the contact structure includes following steps. A semiconductor substrate is provided, wherein a gate structure is formed in the semiconductor substrate, and a source/drain region is formed in the semiconductor substrate on two sides of the gate structure. A cobalt metal layer is deposited on a surface of the gate structure, a surface of the source/drain region, and a surface of the semiconductor substrate. Rapid thermal annealing is performed such that the cobalt metal layer reacts with silicon in the gate structure and the source/drain region to form a metal silicide. Unreacted metal is removed. An interlayer dielectric layer is formed on a surface of the metal silicide and the surface of the gate structure. The interlayer dielectric layer is etched to form, in the dielectric layer, a contact hole exposed from the surface of the metal silicide. Metal is filled in the contact hole to form a metal plug.
- However, there still exists leakage current between the semiconductor substrate and an existing connection structure such as the metal plug and the metal silicide layer.
- One technical problem solved in accordance with various embodiments is how to reduce leakage current between a semiconductor substrate and a connection structure such as a metal plug and a metal silicide layer.
- Various embodiments provide a semiconductor structure, which includes:
- a semiconductor substrate having a source region or drain region therein, the source region or drain region having a groove;
- a metal silicide layer arranged on a surface of a sidewall of the groove;
- an insulating layer arranged on a bottom surface of the groove, an edge of the insulating layer being in contact with a bottom surface of the metal silicide layer on the sidewall of the groove; and
- a conducting layer filled in the groove and arranged on the metal silicide layer and the insulating layer.
- In some embodiments, the contact structure further includes a buffer layer, and the buffer layer covers the insulating layer and correspondingly covers the metal silicide layer on the sidewall of the groove.
- In some embodiments, the buffer layer includes a titanium nitride layer and a titanium layer arranged on the titanium nitride layer, or includes a tantalum nitride layer and a tantalum layer arranged on the tantalum nitride layer, or includes a gallium layer and a gallium nitride layer arranged on the gallium layer.
- In some embodiments, a material of the metal silicide layer includes one or more of cobalt silicide, nickel silicide, platinum silicide, tantalum silicide, molybdenum silicide, and titanium silicide.
- In some embodiments, a material of the insulating layer includes one or more of cobalt oxide, nickel oxide, platinum oxide, tantalum oxide, molybdenum oxide, and titanium oxide.
- In some embodiments, the metal silicide layer has a thickness of 10-50 nm, and the insulating layer has a thickness of 1-2 nm. Alternatively, a gate structure is formed on the semiconductor substrate, and the source region or drain region is respectively arranged in the semiconductor substrate on two sides of the gate structure.
- In some embodiments, the semiconductor substrate further has a dielectric layer, and in the dielectric layer there is provided with a metal plug connected to the contact structure.
- Various embodiments provide a method for forming a semiconductor structure, which includes:
- providing a semiconductor substrate having a source region or drain region;
- forming a groove in the source region or drain region;
- forming a metal silicide layer on a surface of a sidewall of the groove;
- forming an insulating layer on a bottom surface of the groove; and
- forming a conducting layer on the insulating layer, the conducting layer being filled in the groove.
- In some embodiments, a buffer layer is formed on the insulating layer before forming the conducting layer.
- In some embodiments, a dielectric layer is formed on the semiconductor substrate before forming the metal silicide layer in the source region or drain region, wherein the dielectric layer has a through hole exposed from a surface of the source region or drain region. A groove is formed in the source region or drain region at a bottom of the through hole, and the metal silicide layer is formed on the sidewall of the groove.
- In some embodiments, a dielectric layer covering the metal silicide layer, the conducting layer and the semiconductor substrate is formed after forming the conducting layer, and a metal plug is formed in the dielectric layer, wherein the metal plug is connected to the conducting layer.
- In some embodiments, a material of the insulating layer includes one or more of cobalt oxide, nickel oxide, platinum oxide, tantalum oxide, molybdenum oxide, and titanium oxide.
- In some embodiments, the metal silicide layer has a thickness of 10-50 nm, and the insulating layer has a thickness of 1-2 nm. Alternatively, a gate structure is formed on the semiconductor substrate, and the source region or drain region is respectively formed in the semiconductor substrate on two sides of the gate structure.
- Compared with the existing technologies, various embodiments have following advantages.
- In the semiconductor structure in accordance with various embodiments, a metal silicide layer is formed on a sidewall of a groove to reduce a contact resistance, and an insulating layer is formed on the bottom of the groove, such that when electric current is transmitted downward from a conducting layer, the insulating layer may form a barrier. Therefore, the electric current may be blocked by the insulating layer in a vertical direction, and can only flow to a direction toward the sidewall of the groove, rather than vertically leak into a semiconductor substrate at the bottom of the insulating layer. In this way, an impact of the electric current on the source region or drain region is reduced, and a probability of occurrence of device defects is reduced.
- In particular, the source region or drain region of a planar-type field effect transistor is arranged transversely. Therefore, when the electric current transversely flows from the conducting layer to the source region or drain region, it is easier to implement conduction of the electric current between the source region and the drain region, and the leakage current from the source region to the semiconductor substrate or the leakage current from the drain region to the semiconductor substrate can be reduced, and thus a conduction performance of the field effect transistor can be effectively improved.
-
FIG. 1 is a schematic structural diagram of a semiconductor structure according to an embodiment of the present disclosure; and -
FIG. 2 -FIG. 8 are schematic structural diagrams showing a formation process of the semiconductor structure according to an embodiment of the present disclosure. - As stated in the Background section, there still exists leakage current between the semiconductor substrate and an existing connection structure such as the metal plug (contact structure) and the metal silicide layer.
- Studies have found that when an existing transistor is in operation, the vast majority of electric current flows from a drain to a source through a channel, but there is also a small amount of the electric current flowing from the drain to the substrate, which causes leakage current.
- For this reason, various embodiments provide a semiconductor structure and a formation method thereof. In the semiconductor structure, a metal silicide layer is formed on a sidewall of a groove to reduce a contact resistance, and an insulating layer is formed on the bottom of the groove, such that when electric current is transmitted downward from a conducting layer, the insulating layer may form a barrier. Therefore, the electric current may be blocked by the insulating layer in a vertical direction, and can only flow to a direction toward the sidewall of the groove, rather than vertically leak into a semiconductor substrate at the bottom of the insulating layer. In this way, an impact of the electric current on a source region or drain region is reduced, and a probability of occurrence of device defects is reduced.
- To make the foregoing objectives, features, and advantages of the present disclosure more apparent and lucid, various embodiments are described in detail below with reference to the accompanying drawings. When describing the embodiments herein, for the convenience of description, a schematic diagram may be partially enlarged not according to a general scale, and the schematic diagram is only an example, and should not limit the protection scope of the present disclosure herein. In addition, three-dimensional dimensions (length, width and depth) should be included in actual production.
-
FIG. 1 is a schematic structural diagram of a semiconductor structure according to one embodiment. - Referring to
FIG. 1 , the semiconductor structure of this embodiment includes: - a
semiconductor substrate 200 having a source region or drainregion 201 therein, the source region or drainregion 201 having agroove 209; - a
metal silicide layer 203 arranged on a surface of a sidewall of thegroove 209; - an insulating
layer 204 arranged on a bottom surface of thegroove 209, wherein an edge of the insulatinglayer 204 is in contact with a bottom surface of themetal silicide layer 203 on the sidewall of thegroove 209; and - a
conducting layer 208 filled in thegroove 209 and arranged on themetal silicide layer 203 and the insulatinglayer 204. - In some embodiments, a material of the
semiconductor substrate 200 may be silicon (Si), germanium (Ge), or silicon germanium (GeSi), silicon carbide (SiC). Moreover, a material of thesemiconductor substrate 200 may be silicon on insulator (SOI) or germanium on insulator (GOO. Furthermore, the material of thesemiconductor substrate 200 may be other materials, for example, III-V compounds such as gallium arsenide. Thesemiconductor substrate 200 in this embodiment is a silicon semiconductor substrate. - The
semiconductor substrate 200 has active regions (not shown in the figure) and trench isolation structures (not shown in the figure) for isolating the active regions. A semiconductor device (not shown in the figure) may be formed on the active region of thesemiconductor substrate 200, and the semiconductor device includes a transistor. - In an embodiment, the transistor includes a gate structure arranged on the surface of the
semiconductor substrate 200 and the source region or drainregion 201 arranged in the semiconductor substrate on two sides of the gate structure. - The gate structure may include a gate dielectric layer arranged on the surface of the
semiconductor substrate 200, a gate electrode arranged on the gate dielectric layer, and a side wall positioned on sidewall surfaces of the gate electrode and the gate dielectric layer. The source region or drainregion 201 is doped with impurity ions. - The
metal silicide layer 203 is arranged on the sidewall of thegroove 209, and themetal silicide layer 203 is shaped like a hollow ring. Themetal silicide layer 203 can reduce a contact resistance between the conducting layer or a conducting plug and the source region or drainregion 201. However, themetal silicide layer 203 has a certain junction leakage current. A material of themetal silicide layer 203 includes one or more of cobalt silicide, nickel silicide, platinum silicide, tantalum silicide, molybdenum silicide, and titanium silicide. In an embodiment, themetal silicide layer 203 has a thickness of 10-50 nm. - In this embodiment, the
metal silicide layer 203 is formed on the sidewall of thegroove 209 to reduce the contact resistance, and the insulatinglayer 204 is formed on the bottom of thegroove 209, such that when electric current is transmitted downward from theconducting layer 208, the insulatinglayer 204 may form a barrier. Therefore, the electric current may be blocked by the insulatinglayer 204 in a vertical direction, and can only flow to a direction (the direction of arrow as shown inFIG. 1 ) toward the sidewall of thegroove 209, rather than vertically leak into thesemiconductor substrate 200 at the bottom of the insulatinglayer 204. In this way, the impact of the electric current on the source region or drainregion 201 is reduced, and the probability of occurrence of device defects is reduced. - In particular, the source region or drain
region 201 of a planar-type field effect transistor is arranged transversely. Therefore, when the electric current transversely flows from theconducting layer 208 to the source region or drain region, it is easier to implement conduction of the electric current between the source region and the drain region, and the leakage current from the source region to thesemiconductor substrate 200 or the leakage current from the drain region to thesemiconductor substrate 200 can be reduced, and thus the conduction performance of the field effect transistor can be effectively improved. - A material of the insulating
layer 204 is a non-conducting insulating material. In an embodiment, the material of the insulatinglayer 204 is one or more of cobalt oxide, nickel oxide, platinum oxide, tantalum oxide, molybdenum oxide, and titanium oxide. The insulatinglayer 204 has a thickness of 1-2 nm. When the electric current is transmitted downward from theconducting layer 208, the insulating layer can better block the electric current. In an embodiment, the insulatinglayer 204 has the same metallic elements as themetal silicide layer 203 to simplify the manufacturing process. For example, when the material of themetal silicide layer 203 is cobalt silicide, the material of the insulatinglayer 204 is cobalt oxide. - The contact structure further includes a
buffer layer 207, and thebuffer layer 207 covers the insulatinglayer 204 and correspondingly covers themetal silicide layer 203 on the sidewall of thegroove 209. Thebuffer layer 207 plays a role in blocking metal diffusion of theconducting layer 208, buffering a stress, and matching an adhesion force between film layers. Thebuffer layer 207 may include a titanium nitride layer and a titanium layer arranged on the titanium nitride layer, or include a tantalum nitride layer and a tantalum layer arranged on the tantalum nitride layer, or include a gallium layer and a gallium nitride layer arranged on the gallium layer. In this embodiment, thebuffer layer 207 includes atitanium nitride layer 205 and atitanium layer 206 arranged on thetitanium nitride layer 205. Thetitanium nitride layer 205 has a thickness of 2-4 nm, and thetitanium layer 206 has a thickness of 2-4 nm. - The
conducting layer 208 fills the groove, and the material of the conducting layer 45 may be a conducting material such as copper or tungsten. - In this embodiment, the
semiconductor substrate 200 further has adielectric layer 202. Thedielectric layer 202 has a through hole exposed from a partial surface of the source region or drainregion 201, a position of the through hole is corresponding to that of thegroove 209, and theconducting layer 208 extends upward to fill the through hole. Thebuffer layer 207 may also cover a sidewall of the through hole. - In another embodiment in accordance with the disclosure, the
semiconductor substrate 200 may have a dielectric layer similar to thedielectric layer 202 shown in this embodiment. Similarly, thedielectric layer 202 in that embodiment may have a through hole exposed from a partial surface of the source region or drainregion 201, and a conducting plug is formed in the through hole. The conducting plug is arranged above theconducting layer 208, and the conducting plug is electrically connected to the conducting layer. - In some embodiments as in this embodiment, the
dielectric layer 202 may be a single-layered or multi-layered stack structure, silicon oxide, silicon nitride, silicon oxynitride, fluorine-doped silicon dioxide (FSG), boron-doped silicon dioxide (BSG), phosphorus-doped silicon dioxide (PSG) or boron-phosphorus-doped silicon dioxide (BPSG), low-K materials, other suitable materials and/or combinations of the above materials. - The formation process of the semiconductor structure of the present disclosure is described in detail below with reference to the accompanying drawings.
FIG. 2 -FIG. 8 are schematic structural diagrams showing a formation process of the semiconductor structure according to an embodiment of the present disclosure. - Referring to
FIG. 2 , asemiconductor substrate 200 having a source region or drainregion 201 is provided. - The
semiconductor substrate 200 has active regions (not shown in the figure) and trench isolation structures (not shown in the figure) for isolating the active regions. A semiconductor device (not shown in the figure) may be formed on the active region of thesemiconductor substrate 200, and the semiconductor device includes a transistor. - In an embodiment, the source region or drain
region 201 is a source/drain region of the transistor, a gate structure (not shown in the figure) is also formed on thesemiconductor substrate 200, and the source region or drainregion 201 is respectively arranged in thesemiconductor substrate 200 on two sides of the gate structure. The gate structure may include a gate dielectric layer arranged on the surface of thesemiconductor substrate 200, a gate electrode arranged on the gate dielectric layer, and a side wall positioned on sidewall surfaces of the gate electrode and the gate dielectric layer. A material of the gate dielectric layer may be silicon oxide or a high-K dielectric material, and a material of the gate electrode may be polysilicon or metal. - In this embodiment, a
dielectric layer 202 may be formed on thesemiconductor substrate 200, and thedielectric layer 202 has a throughhole 209 exposed from a partial surface of the source region or drainregion 201. In an embodiment, the throughhole 209 is formed in the dielectric layer by using an etching process. - In other implementations, the
dielectric layer 202 may not be formed on thesemiconductor substrate 200, and subsequently the source region or drainregion 201 is directly etched to form the groove in the source region or drainregion 201. - Referring to
FIG. 3 , thegroove 210 is formed in the source region or drainregion 201. - In accordance with various embodiments, an objective of forming the
groove 210 is to facilitate the subsequent formation of the metal silicide layer on the sidewall of thegroove 210 and the formation of the insulating layer at the bottom of the groove, and the formed metal silicide layer has a certain height. Subsequently, the insulating layer is formed at the bottom of the groove and the conducting layer is formed on the insulating layer. In this way, it is ensured that the electric current of the conducting layer can flow to the corresponding source region or drain region through the metal silicide layer without having a negative effect on the conduction between the source region and the drain region. - In this embodiment, the source region or drain
region 201 at the bottom of the throughhole 209 is etched along the throughhole 209 in thedielectric layer 202, and thegroove 210 is formed in the source region or drainregion 201, and the source region or drainregion 201 may be etched by using wet and dry etching processes. The width of the formedgroove 210 is smaller than that of the source region (or drain region) 201, and the depth of thegroove 210 is smaller than that of the source region (or drain region) 201. - In some embodiments, when no dielectric layer is formed on the
semiconductor substrate 200, a patterned mask layer may be formed on the semiconductor substrate, wherein the patterned mask layer has an opening exposed from the partial surface of the source region or drainregion 201. The source region or drainregion 201 is etched by using the patterned mask layer as a mask, and the groove is formed in the source region or drainregion 201. - The number of the
groove 210 in the source region or drainregion 201 may be at least one (more than or equal to two). - Referring to
FIG. 4 , themetal silicide layer 203 is formed on the surface of the sidewall of thegroove 210. - A material of the insulating
layer 204 is a non-conducting insulating material. In an embodiment, the material of the insulatinglayer 204 is one or more of cobalt oxide, nickel oxide, platinum oxide, tantalum oxide, molybdenum oxide, and titanium oxide. The insulatinglayer 204 has a thickness of 1-2 nm. When the electric current is transmitted downward from theconducting layer 208, the insulating layer can better block the electric current. In an embodiment, the insulatinglayer 204 has the same metallic elements as themetal silicide layer 203 to simplify the manufacturing process. For example, when the material of themetal silicide layer 203 is cobalt silicide, the material of the insulatinglayer 204 is cobalt oxide. - In an embodiment, the formation process of the
metal silicide layer 201 is as below. A metal layer (not shown in the figure) is formed on the sidewall and the bottom surface of thegroove 210, the sidewall and the bottom surface of the throughhole 209, and the surface of thedielectric layer 202. The material of the metal layer is one or more of cobalt, nickel, platinum, tantalum, molybdenum, and titanium. Next, the rapid thermal annealing is performed, such that the metal in the metal layer reacts with silicon in the source region or drainregion 201 to form the metal silicide layer. Next, the unreacted metal layer on the sidewall of the throughhole 209 and the surface of thedielectric layer 202 is removed, wherein the unreacted metal layer may be removed by wet etching. Next, the metal silicide layer at the bottom of thegroove 210 is removed by etching, and themetal silicide layer 203 is formed on the surface of the sidewall of thegroove 210, wherein the metal silicide layer at the bottom of thegroove 210 may be removed by using an anisotropic dry etching process. - Referring to
FIG. 5 , the insulatinglayer 204 is formed on the bottom surface of thegroove 209. - In an embodiment, the formation process of the insulating
layer 204 is as below. An insulating material layer is formed on the sidewall and the bottom surface of thegroove 210, the sidewall surface of the throughhole 209, and the surface of thedielectric layer 202. The insulating material layer is formed by using a deposition process. Next, the insulating material layer on the sidewall surface of thegroove 210, the sidewall surface of the throughhole 209, and the surface of thedielectric layer 202 is removed by etching, and the insulatinglayer 204 is formed on the bottom surface of thegroove 210, wherein an edge of the insulatinglayer 204 is in contact with the bottom surface of themetal silicide layer 201 on the sidewall of thegroove 210. - A material of the insulating
layer 204 is a non-conducting insulating material. In an embodiment, the material of the insulatinglayer 204 is one or more of cobalt oxide, nickel oxide, platinum oxide, tantalum oxide, molybdenum oxide, and titanium oxide. The insulatinglayer 204 has a thickness of 1-2 nm. When the electric current is transmitted downward from theconducting layer 208, the insulating layer can better block the electric current. In an embodiment, the insulatinglayer 204 has the same metallic elements as themetal silicide layer 203 to simplify the manufacturing process. For example, when the material of themetal silicide layer 203 is cobalt silicide, the material of the insulatinglayer 204 is cobalt oxide. - Referring to
FIG. 6 , aconducting layer 208 is formed on the insulatinglayer 204, and theconducting layer 208 fills the groove. - In this embodiment, the
conducting layer 208 not only fills the groove 210 (referring toFIG. 5 ), but also fills the through hole 209 (referring toFIG. 5 ). - In other embodiments, when the
dielectric layer 202 is not formed on thesemiconductor substrate 200, theconducting layer 208 may only fill the groove 210 (referring toFIG. 5 ). - The material of the
conducting layer 208 may be Cu, Al, W or other conducting materials. - In an embodiment, a
buffer layer 207 is formed on the insulatinglayer 204 before forming theconducting layer 208. - The
buffer layer 207 may include a titanium nitride layer and a titanium layer arranged on the titanium nitride layer, or include a tantalum nitride layer and a tantalum layer arranged on the tantalum nitride layer, or include a gallium layer and a gallium nitride layer arranged on the gallium layer. In this embodiment, thebuffer layer 207 includes atitanium nitride layer 205 and atitanium layer 206 arranged on thetitanium nitride layer 205. Thetitanium nitride layer 205 has a thickness of 2-4 nm, and thetitanium layer 206 has a thickness of 2-4 nm. - The
buffer layer 207 may also cover the sidewall surface of the through hole in addition to covering the sidewall surface of the groove. - Referring to
FIG. 7 ,FIG. 7 is a schematic structural diagram showing a vertical view of the semiconductor structure as shown inFIG. 6 after theconducting layer 208 is formed in an embodiment, wherein neither thedielectric layer 202 nor thebuffer layer 207 is shown inFIG. 7 . As shown inFIG. 7 , the source region or drainregion 201 is respectively arranged in the semiconductor substrate on two sides of thegate structure 300. The source region or drainregion 201 has a groove, and on the sidewall of the groove there is provided with themetal silicide layer 203. An insulatinglayer 204 is arranged at the bottom of the groove (referring toFIG. 6 ), theconducting layer 208 is arranged on the insulatinglayer 204, and theconducting layer 208 fills the groove. - In an embodiment, referring to
FIG. 7 ,FIG. 7 is a schematic structural diagram showing a vertical view of the semiconductor structure as shown inFIG. 6 after theconducting layer 208 is formed in an embodiment, wherein neither thedielectric layer 202 nor thebuffer layer 207 is shown inFIG. 7 . As shown inFIG. 7 , the source region or drainregion 201 is respectively arranged in the semiconductor substrate on two sides of thegate structure 300. The source region or drainregion 201 has a groove, and on the sidewall of the groove there is provided with themetal silicide layer 203. An insulatinglayer 204 is arranged at the bottom of the groove (referring toFIG. 6 ), theconducting layer 208 is arranged on the insulatinglayer 204, and theconducting layer 208 fills the groove. Subsequently, ametal layer 301 electrically connected to theconducting layer 208 may be formed on theconducting layer 208. - In another embodiment, referring to
FIG. 8 ,FIG. 8 is a schematic structural diagram showing a vertical view of the semiconductor structure as shown inFIG. 6 after theconducting layer 208 is formed, wherein neither thedielectric layer 202 nor thebuffer layer 207 is shown inFIG. 8 . As shown inFIG. 8 , the source region or drainregion 201 is respectively arranged in the semiconductor substrate on two sides of thegate structure 300, and the source region or drainregion 201 has a plurality of grooves. Reference is made by taking an example where the source region or drainregion 201 has two grooves, wherein on the sidewall of each of the grooves there is provided with themetal silicide layer 203. An insulatinglayer 204 is arranged at the bottom of each of the grooves (referring toFIG. 6 ), theconducting layer 208 is arranged on the insulatinglayer 204, and theconducting layer 208 fills the grooves. Subsequently, ametal layer 302 electrically connected to a plurality of conductinglayers 208 on the source region or drainregion 201 may be formed on theconducting layer 208. - While the present disclosure has been made by way of embodiments, the embodiments herein are not intended to be limiting. Those skilled in the art should understand that, possible change and modification may be made on the technical solution of the present disclosure, without departing from the spirit and scope of the present disclosure, by using the methods and technical contents disclosed above. Therefore, any simple modifications, equivalent changes and improvements of the above embodiments, which are not departing from the content of the technical solution of the present disclosure, according to the technical concept of the present disclosure, are all within the scope of protection of the technical solution of the present disclosure.
Claims (16)
1. A semiconductor structure, comprising:
a semiconductor substrate having a source region or a drain region therein, the source region or drain region having a groove;
a metal silicide layer arranged within the groove;
an insulating layer arranged within the groove and on a bottom surface of the groove, an edge of the insulating layer being in contact with the metal silicide layer; and
a conducting layer arranged within the groove above the metal silicide layer and the insulating layer.
2. The semiconductor structure according to claim 1 , further comprising a buffer layer, the buffer layer covering the insulating layer and covering the metal silicide layer on a sidewall of the groove.
3. The semiconductor structure according to claim 2 , wherein the buffer layer comprises
a titanium nitride layer and a titanium layer arranged on the titanium nitride layer,
a tantalum nitride layer and a tantalum layer arranged on the tantalum nitride layer, or
a gallium layer and a gallium nitride layer arranged on the gallium layer.
4. The semiconductor structure according to claim 1 , wherein a material of the metal silicide layer comprises one or more of cobalt silicide, nickel silicide, platinum silicide, tantalum silicide, molybdenum silicide, or titanium silicide.
5. The semiconductor structure according to claim 1 , wherein a material of the insulating layer comprises one or more of cobalt oxide, nickel oxide, platinum oxide, tantalum oxide, molybdenum oxide, or titanium oxide.
6. The semiconductor structure according to claim 1 , wherein the metal silicide layer has a thickness of 10-50 nanometer, and the insulating layer has a thickness of 1-2 nanometer.
7. The semiconductor structure according to claim 1 , wherein a gate structure is formed on the semiconductor substrate, and the source region or drain region is respectively arranged in the semiconductor substrate on a side of the gate structure.
8. The semiconductor structure according to claim 1 , wherein the semiconductor substrate further has a dielectric layer, wherein a metal plug connected to a contact structure is provided in the dielectric layer.
9. A method for forming a semiconductor structure, comprising:
providing a semiconductor substrate having a source region or a drain region;
forming a groove in the source region or drain region;
forming a metal silicide layer within the groove;
forming an insulating layer within the groove and on a bottom surface of the groove, an edge of the insulating layer being in contact with the metal silicide layer; and
forming a conducting layer within the groove above metal silicide layer and the insulating layer.
10. The method for forming a semiconductor structure according to claim 9 , wherein a buffer layer is formed on the insulating layer before forming the conducting layer.
11. The method for forming a semiconductor structure according to claim 9 , wherein
a dielectric layer is formed on the semiconductor substrate before forming the metal silicide layer in the source region or drain region, and the dielectric layer has a through hole exposed from a surface of the source region or drain region; and
a groove is formed in the source region or drain region at a bottom of the through hole; and the metal silicide layer is formed on a sidewall of the groove.
12. The method for forming a semiconductor structure according to claim 9 , wherein a dielectric layer covering the metal silicide layer, the conducting layer and the semiconductor substrate is formed after forming the conducting layer; and a metal plug is formed in the dielectric layer, wherein the metal plug is connected to the conducting layer.
13. The method for forming a semiconductor structure according to claim 9 , wherein a material of the insulating layer comprises one or more of cobalt oxide, nickel oxide, platinum oxide, tantalum oxide, molybdenum oxide, or titanium oxide.
14. The method for forming a semiconductor structure according to claim 9 , wherein the metal silicide layer has a thickness of 10-50 nanometer, and the insulating layer has a thickness of 1-2 nanometer.
15. The method for forming a semiconductor structure according to claim 9 , further comprising forming a gate structure on the semiconductor substrate; and, wherein the source region or drain region is respectively formed in the semiconductor substrate on a side of the gate structure.
16. The method for forming a semiconductor structure according to claim 9 , further comprising forming a dielectric layer in the semiconductor structure, wherein a metal plug connected to a contact structure is provided in the dielectric layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/717,115 US20220238665A1 (en) | 2019-05-15 | 2022-04-10 | Semiconductor structure and formation method thereof |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910402381.9A CN111952367A (en) | 2019-05-15 | 2019-05-15 | Semiconductor structure and forming method thereof |
CN201910402381.9 | 2019-05-15 | ||
PCT/CN2019/127854 WO2020228334A1 (en) | 2019-05-15 | 2019-12-24 | Semiconductor structure and method for forming same |
US17/087,431 US11302789B2 (en) | 2019-05-15 | 2020-11-02 | Semiconductor structure and formation method thereof |
US17/717,115 US20220238665A1 (en) | 2019-05-15 | 2022-04-10 | Semiconductor structure and formation method thereof |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/087,431 Continuation US11302789B2 (en) | 2019-05-15 | 2020-11-02 | Semiconductor structure and formation method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
US20220238665A1 true US20220238665A1 (en) | 2022-07-28 |
Family
ID=73289763
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/087,431 Active US11302789B2 (en) | 2019-05-15 | 2020-11-02 | Semiconductor structure and formation method thereof |
US17/717,115 Pending US20220238665A1 (en) | 2019-05-15 | 2022-04-10 | Semiconductor structure and formation method thereof |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/087,431 Active US11302789B2 (en) | 2019-05-15 | 2020-11-02 | Semiconductor structure and formation method thereof |
Country Status (4)
Country | Link |
---|---|
US (2) | US11302789B2 (en) |
EP (1) | EP3971992A4 (en) |
CN (1) | CN111952367A (en) |
WO (1) | WO2020228334A1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115602648A (en) * | 2021-07-09 | 2023-01-13 | 长鑫存储技术有限公司(Cn) | Semiconductor structure and manufacturing method thereof |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100344818B1 (en) * | 1997-09-24 | 2002-11-18 | 주식회사 하이닉스반도체 | Semiconductor device and method for manufacturing the same |
US20050274951A1 (en) * | 2004-06-14 | 2005-12-15 | Howard Gregory E | MOSFET having channel in bulk semiconductor and source/drain on insulator, and method of fabrication |
US20050280085A1 (en) * | 2004-06-16 | 2005-12-22 | Cree Microwave, Inc. | LDMOS transistor having gate shield and trench source capacitor |
JP2006228859A (en) * | 2005-02-16 | 2006-08-31 | Matsushita Electric Ind Co Ltd | Semiconductor device and manufacturing method thereof |
CN101640218B (en) * | 2009-06-09 | 2012-08-08 | 上海宏力半导体制造有限公司 | Metallic oxide semiconductor field effect transistor and manufacturing method thereof |
KR101873911B1 (en) * | 2011-06-07 | 2018-07-04 | 삼성전자주식회사 | Semiconductor devices including contact structure and methods of fabricating the same, and an electronic system including the same |
CN103000675B (en) * | 2011-09-08 | 2015-11-25 | 中国科学院微电子研究所 | Low source-drain contact resistance MOSFETS and manufacture method thereof |
CN103426768B (en) * | 2012-05-25 | 2016-08-10 | 中国科学院微电子研究所 | Method, semi-conductor device manufacturing method |
US9231098B2 (en) * | 2013-10-30 | 2016-01-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Mechanism for forming metal gate structure |
US9673295B2 (en) * | 2014-05-27 | 2017-06-06 | Globalfoundries Inc. | Contact resistance optimization via EPI growth engineering |
US9773681B2 (en) * | 2015-06-05 | 2017-09-26 | Vanguard International Semiconductor Corporation | Semiconductor device with a trench and method for manufacturing the same |
US9484255B1 (en) * | 2015-11-03 | 2016-11-01 | International Business Machines Corporation | Hybrid source and drain contact formation using metal liner and metal insulator semiconductor contacts |
KR102600998B1 (en) * | 2016-09-28 | 2023-11-13 | 삼성전자주식회사 | Semiconductor devices |
CN108573910B (en) * | 2017-03-07 | 2020-10-09 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
CN209045566U (en) * | 2018-11-30 | 2019-06-28 | 长鑫存储技术有限公司 | Conductive plunger structure and semiconductor devices |
TWI696285B (en) * | 2019-05-02 | 2020-06-11 | 力晶積成電子製造股份有限公司 | Memory structure |
CN210092094U (en) * | 2019-05-15 | 2020-02-18 | 长鑫存储技术有限公司 | Semiconductor structure |
-
2019
- 2019-05-15 CN CN201910402381.9A patent/CN111952367A/en active Pending
- 2019-12-24 WO PCT/CN2019/127854 patent/WO2020228334A1/en unknown
- 2019-12-24 EP EP19928607.1A patent/EP3971992A4/en active Pending
-
2020
- 2020-11-02 US US17/087,431 patent/US11302789B2/en active Active
-
2022
- 2022-04-10 US US17/717,115 patent/US20220238665A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
EP3971992A1 (en) | 2022-03-23 |
WO2020228334A1 (en) | 2020-11-19 |
CN111952367A (en) | 2020-11-17 |
EP3971992A4 (en) | 2022-06-22 |
US20210050424A1 (en) | 2021-02-18 |
US11302789B2 (en) | 2022-04-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10177076B2 (en) | Air gap and air spacer pinch off | |
CN109273428B (en) | Contact structure in a pre-metallization dielectric or an inter-level dielectric layer of an integrated circuit | |
TWI759277B (en) | Semiconductor devices, finfet devices and methods of forming the same | |
KR20190024538A (en) | Buried metal track and methods forming same | |
US10283617B1 (en) | Hybrid spacer integration for field-effect transistors | |
US20190096679A1 (en) | Gate stack processes and structures | |
US11557594B2 (en) | Method of manufacturing semiconductor device having buried word line | |
TW201543679A (en) | Semiconductor device structure and method for forming the same | |
CN110767749A (en) | Semiconductor structure and forming method thereof | |
US20220238665A1 (en) | Semiconductor structure and formation method thereof | |
CN210092094U (en) | Semiconductor structure | |
US6380589B1 (en) | Semiconductor-on-insulator (SOI) tunneling junction transistor SRAM cell | |
US6667204B2 (en) | Semiconductor device and method of forming the same | |
US11869952B2 (en) | Semiconductor structure and method for forming same | |
US11621332B2 (en) | Wraparound contact to a buried power rail | |
US11424166B2 (en) | Semiconductor structure and method for forming same | |
US20240021728A1 (en) | Semiconductor structure and fabrication method thereof | |
TW202213638A (en) | Semiconductor structure and method for forming same | |
TW202205596A (en) | Semiconductor device | |
US11996460B2 (en) | Semiconductor structure and forming method for thereof | |
US20220102520A1 (en) | Semiconductor structure and forming method for thereof | |
US11551971B2 (en) | Contact plug structure and manufacturing method thereof | |
WO2023236264A1 (en) | Semiconductor structure and manufacturing method therefor | |
US20230411469A1 (en) | Semiconductor structure and formation method thereof | |
US11094795B2 (en) | Semiconductor device and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |