US20220199796A1 - Multi threshold voltage for nanosheet - Google Patents
Multi threshold voltage for nanosheet Download PDFInfo
- Publication number
- US20220199796A1 US20220199796A1 US17/126,078 US202017126078A US2022199796A1 US 20220199796 A1 US20220199796 A1 US 20220199796A1 US 202017126078 A US202017126078 A US 202017126078A US 2022199796 A1 US2022199796 A1 US 2022199796A1
- Authority
- US
- United States
- Prior art keywords
- gate dielectric
- nanosheet
- semiconductor
- layers
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000002135 nanosheet Substances 0.000 title claims abstract description 109
- 239000004065 semiconductor Substances 0.000 claims abstract description 155
- 239000000463 material Substances 0.000 claims abstract description 127
- 238000000034 method Methods 0.000 claims abstract description 47
- 239000000758 substrate Substances 0.000 claims abstract description 21
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 23
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims description 23
- 238000002955 isolation Methods 0.000 claims description 19
- 239000004020 conductor Substances 0.000 claims description 14
- 238000000137 annealing Methods 0.000 claims description 9
- 238000000151 deposition Methods 0.000 description 32
- 229910052751 metal Inorganic materials 0.000 description 19
- 239000002184 metal Substances 0.000 description 19
- 229920000620 organic polymer Polymers 0.000 description 15
- 238000005229 chemical vapour deposition Methods 0.000 description 14
- 230000008021 deposition Effects 0.000 description 13
- 230000006870 function Effects 0.000 description 13
- 238000000231 atomic layer deposition Methods 0.000 description 12
- 238000004519 manufacturing process Methods 0.000 description 12
- 239000000203 mixture Substances 0.000 description 12
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 description 12
- 238000001039 wet etching Methods 0.000 description 12
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 11
- 239000003989 dielectric material Substances 0.000 description 10
- 238000005240 physical vapour deposition Methods 0.000 description 10
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 10
- 238000005530 etching Methods 0.000 description 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 7
- 229910052732 germanium Inorganic materials 0.000 description 7
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 7
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 6
- YCIMNLLNPGFGHC-UHFFFAOYSA-N catechol Chemical compound OC1=CC=CC=C1O YCIMNLLNPGFGHC-UHFFFAOYSA-N 0.000 description 6
- 238000012545 processing Methods 0.000 description 5
- 238000010956 selective crystallization Methods 0.000 description 5
- 238000004544 sputter deposition Methods 0.000 description 5
- 239000000126 substance Substances 0.000 description 5
- 230000005669 field effect Effects 0.000 description 4
- PIICEJLVQHRZGT-UHFFFAOYSA-N Ethylenediamine Chemical compound NCCN PIICEJLVQHRZGT-UHFFFAOYSA-N 0.000 description 3
- KWYUFKZDYYNOTN-UHFFFAOYSA-M Potassium hydroxide Chemical compound [OH-].[K+] KWYUFKZDYYNOTN-UHFFFAOYSA-M 0.000 description 3
- 229910045601 alloy Inorganic materials 0.000 description 3
- 239000000956 alloy Substances 0.000 description 3
- -1 for example Substances 0.000 description 3
- 239000007789 gas Substances 0.000 description 3
- 239000012212 insulator Substances 0.000 description 3
- 238000001020 plasma etching Methods 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- 125000006850 spacer group Chemical group 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 2
- UQZIWOQVLUASCR-UHFFFAOYSA-N alumane;titanium Chemical compound [AlH3].[Ti] UQZIWOQVLUASCR-UHFFFAOYSA-N 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 238000001505 atmospheric-pressure chemical vapour deposition Methods 0.000 description 2
- 125000004429 atom Chemical group 0.000 description 2
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 2
- 239000005380 borophosphosilicate glass Substances 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 238000002425 crystallisation Methods 0.000 description 2
- 230000008025 crystallization Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 238000001289 rapid thermal chemical vapour deposition Methods 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 238000000038 ultrahigh vacuum chemical vapour deposition Methods 0.000 description 2
- 239000004925 Acrylic resin Substances 0.000 description 1
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- 229910002244 LaAlO3 Inorganic materials 0.000 description 1
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 1
- 239000004721 Polyphenylene oxide Substances 0.000 description 1
- 239000004734 Polyphenylene sulfide Substances 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- 229910004205 SiNX Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 229910002370 SrTiO3 Inorganic materials 0.000 description 1
- 229910010303 TiOxNy Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 229910003134 ZrOx Inorganic materials 0.000 description 1
- KXNLCSXBJCPWGL-UHFFFAOYSA-N [Ga].[As].[In] Chemical compound [Ga].[As].[In] KXNLCSXBJCPWGL-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910003481 amorphous carbon Inorganic materials 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 239000012159 carrier gas Substances 0.000 description 1
- 239000003610 charcoal Substances 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000005336 cracking Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 229940104869 fluorosilicate Drugs 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 239000001307 helium Substances 0.000 description 1
- 229910052734 helium Inorganic materials 0.000 description 1
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 125000004435 hydrogen atom Chemical class [H]* 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 239000002052 molecular layer Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 239000005011 phenolic resin Substances 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 229920006122 polyamide resin Polymers 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 239000009719 polyimide resin Substances 0.000 description 1
- 229920000069 polyphenylene sulfide Polymers 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000002243 precursor Substances 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 239000000376 reactant Substances 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 239000005368 silicate glass Substances 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- MTPVUVINMAGMJL-UHFFFAOYSA-N trimethyl(1,1,2,2,2-pentafluoroethyl)silane Chemical compound C[Si](C)(C)C(F)(F)C(F)(F)F MTPVUVINMAGMJL-UHFFFAOYSA-N 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 229920006337 unsaturated polyester resin Polymers 0.000 description 1
- RUDFQVOCFDJEEF-UHFFFAOYSA-N yttrium(III) oxide Inorganic materials [O-2].[O-2].[O-2].[Y+3].[Y+3] RUDFQVOCFDJEEF-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
- H01L21/02603—Nanowires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/3115—Doping the insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823857—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
- H01L27/0922—Combination of complementary transistors having a different structure, e.g. stacked CMOS, high-voltage and low-voltage CMOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
- H01L29/0673—Nanowires or nanotubes oriented parallel to a substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/408—Electrodes ; Multistep manufacturing processes therefor with an insulating layer with a particular dielectric or electrostatic property, e.g. with static charges or for controlling trapped charges or moving ions, or with a plate acting on the insulator potential or the insulator charges, e.g. for controlling charges effect or potential distribution in the insulating layer, or with a semi-insulating layer contacting directly the semiconductor surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
- H01L29/42392—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor fully surrounding the channel, e.g. gate-all-around
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66439—Unipolar field-effect transistors with a one- or zero-dimensional channel, e.g. quantum wire FET, in-plane gate transistor [IPG], single electron transistor [SET], striped channel transistor, Coulomb blockade transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/775—Field effect transistors with one dimensional charge carrier gas channel, e.g. quantum wire FET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/783—Field effect transistors with field effect produced by an insulated gate comprising a gate to body connection, i.e. bulk dynamic threshold voltage MOSFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
Definitions
- the present invention relates, generally, to the field of semiconductor manufacturing, and more particularly to fabricating field effect transistors.
- CMOS Complementary Metal-oxide-semiconductor
- FET field effect transistors
- IC advanced integrated circuits
- CPUs central processing units
- a nanosheet FET includes a plurality of stacked nanosheets extending between a pair of source drain epitaxial regions.
- the device may be a gate all around device or transistor in which the gate surrounds a portion of the nanosheet channel.
- a nanosheet device contains one or more layers of semiconductor channel material portions having a vertical thickness that is substantially less than its width.
- a semiconductor structure including nanosheet stacks on a substrate, each nanosheet stack including alternating layers of a sacrificial semiconductor material and a semiconductor channel material vertically aligned and stacked one on top of another, and a crystallized gate dielectric layer surrounding the semiconductor channel layers of a first subset of the nanosheet stacks, a dipole layer on top of the crystallized gate dielectric and surrounding the layers of semiconductor channel material of the first subset of the nanosheet stacks and a gate dielectric modified by a diffused dipole material surrounding the semiconductor channel layers of a second subset of the nanosheet stacks.
- a semiconductor structure including nanosheet stacks on a substrate, each nanosheet stack including alternating layers of a sacrificial semiconductor material and a semiconductor channel material vertically aligned and stacked one on top of another, and a crystallized gate dielectric surrounding the semiconductor channel layers of the nanosheet stacks.
- a method including forming nanosheet stacks on a substrate, each nanosheet stack including alternating layers of a sacrificial semiconductor material and a semiconductor channel material vertically aligned and stacked one on top of another, removing the sacrificial semiconductor material layers of the set of nanosheet stacks, forming a gate dielectric surrounding the semiconductor channel layers of the nanosheet stacks, and crystalizing the gate dielectric of a subset of the nanosheet stacks.
- FIG. 1 illustrates a cross-sectional view of a semiconductor structure at an intermediate stage of fabrication, according to an exemplary embodiment
- FIG. 2 illustrates a cross-sectional view of the semiconductor structure and illustrates selective removal of sacrificial semiconductor material layers, according to an exemplary embodiment
- FIG. 3 illustrates a cross-sectional view of the semiconductor structure and illustrates formation of a gate dielectric, according to an exemplary embodiment
- FIG. 4 illustrates a cross-sectional view of the semiconductor structure and illustrates formation of a first gate conductor and a first blanket sacrificial layer, according to an exemplary embodiment
- FIG. 5 illustrates a cross-sectional view of the semiconductor structure and illustrates forming an organic polymer layer, according to an exemplary embodiment
- FIG. 6 illustrates a cross-sectional view of the semiconductor structure and illustrates selective removal of the first blanket sacrificial layer and the first gate conductor, according to an exemplary embodiment
- FIG. 7 illustrates a cross-sectional view of the semiconductor structure and illustrates selective crystallization of the gate dielectric, according to an exemplary embodiment
- FIG. 8 illustrates a cross-sectional view of the semiconductor structure and illustrates removal of remaining first blanket sacrificial layer and remaining first gate conductor, according to an exemplary embodiment
- FIG. 9 illustrates a cross-sectional view of the semiconductor structure and illustrates formation of a dipole layer, according to an exemplary embodiment
- FIG. 10 illustrates a cross-sectional view of the semiconductor structure and illustrates formation of a second gate conductor and a second blanket sacrificial layer, according to an exemplary embodiment
- FIG. 11 illustrates a cross-sectional view of the semiconductor structure and illustrates an annealing step, according to an exemplary embodiment
- FIG. 12 illustrates a cross-sectional view of the semiconductor structure and illustrates removal of the second blanket sacrificial layer and the second gate conductor, according to an exemplary embodiment
- FIG. 13 illustrates a cross-sectional view of the semiconductor structure and illustrates formation of a work function metal, according to an exemplary embodiment
- FIG. 14 illustrates a cross-sectional view of the FIG. 13 , according to an exemplary embodiment.
- references in the specification to “one embodiment”, “an embodiment”, “an example embodiment”, etc., indicate that the embodiment described may include a particular feature, structure, or characteristic, but every embodiment may not necessarily include the particular feature, structure, or characteristic. Moreover, such phrases are not necessarily referring to the same embodiment. Further, when a particular feature, structure, or characteristic is described in connection with an embodiment, it is submitted that it is within the knowledge of one skilled in the art to affect such feature, structure, or characteristic in connection with other embodiments whether or not explicitly described.
- a nanosheet transistor may be formed from stacked nanosheets, with alternate layers of silicon and silicon germanium, which are then formed into nanosheet stacks.
- a gate all around structure may be formed from a nanosheet stack. As dimensions of the nanosheet transistor continue to be reduced, close spacing between channels of a nanosheet transistor make it difficult to vary or adjust different threshold voltages.
- the present invention generally relates to semiconductor manufacturing and more particularly to adjusting the threshold voltage of a nanosheet transistor. Adjusting the threshold voltage can be very challenging in nanosheet manufacturing due to aggressive device scaling.
- the threshold voltage of a nanosheet transistor can be adjusted by selectively crystallizing the gate dielectric layer. Additionally, the inventors discovered a dipole layer used to further adjust the threshold voltage does not diffuse into a crystallized gate dielectric. As such, the inventors discovered that selectively crystallizing the gate dielectric can be used to produce various different threshold voltages.
- embodiments of the present invention disclose selectively crystalizing the gate dielectric layer during fabrication of a nanosheet transistor to modify the transistor's threshold voltage. Additional embodiments of the present invention disclose selectively crystallizing the gate dielectric to prevent a dipole layer from diffusing into the gate dielectric and further produce multiple different threshold voltages. Techniques involving selectively crystallizing the gate dielectric are described in detail below by referring to the accompanying drawings in FIGS. 1-14 , in accordance with an illustrative embodiment.
- FIG. 1 is a cross-sectional view of the structure 100 .
- the structure 100 of FIG. 1 may be formed or provided.
- Structure A and Structure B are the same at this point of fabrication and remain identical unless otherwise noted.
- the structure 100 may include a nanosheet stack 20 separated by a bottom isolation layer 12 on a base substrate 10 .
- the structure 100 may include a shallow trench isolation region (hereinafter “STI region”) 22 . It should be noted that, while a limited number of nanosheet stack 20 are depicted, any number of nanosheet stacks 20 may be formed.
- STI region shallow trench isolation region
- the substrate 10 may be, for example, a bulk substrate, which may be made from any of several known semiconductor materials such as, for example, silicon, germanium, silicon-germanium alloy, and compound (e.g. III-V and II-VI) semiconductor materials.
- semiconductor materials such as, for example, silicon, germanium, silicon-germanium alloy, and compound (e.g. III-V and II-VI) semiconductor materials.
- compound semiconductor materials include gallium arsenide, indium arsenide, and indium phosphide, or indium gallium arsenide.
- the substrate 10 may be approximately, but is not limited to, several hundred microns thick.
- the substrate 10 may be a layered semiconductor such as a silicon-on-insulator or SiGe-on-insulator, where a buried insulator layer, separates a base substrate from a top semiconductor layer.
- a silicon germanium layer may be formed on the substrate.
- the silicon germanium layer may, for example, have a germanium concentration about 60 atomic percent, although percentages greater than 60% and less than 60% may be used.
- the silicon germanium layer can be formed using a deposition technique or an epitaxial growth technique. The silicon germanium layer will subsequently be removed selective to the remaining layers of the nanosheet stack 20 , as described below. As such, the silicon germanium layer can be made from other materials which allow for their selective removal.
- epitaxially growing and/or depositing and “epitaxially grown and/or deposited” mean the growth of a semiconductor material on a deposition surface of a semiconductor material, in which the semiconductor material being grown has the same crystalline characteristics as the semiconductor material of the deposition surface.
- the chemical reactants provided by the source gases are controlled and the system parameters are set so that the depositing atoms arrive at the deposition surface of the semiconductor substrate with sufficient energy to move around on the surface and orient themselves to the crystal arrangement of the atoms of the deposition surface. Therefore, an epitaxial semiconductor material has the same crystalline characteristics as the deposition surface on which it is formed.
- Examples of various epitaxial growth techniques include, for example, rapid thermal chemical vapor deposition (RTCVD), low-energy plasma deposition (LEPD), ultra-high vacuum chemical vapor deposition (UHVCVD), atmospheric pressure chemical vapor deposition (APCVD) and molecular beam epitaxy (MBE).
- RTCVD rapid thermal chemical vapor deposition
- LEPD low-energy plasma deposition
- UHVCVD ultra-high vacuum chemical vapor deposition
- APCVD atmospheric pressure chemical vapor deposition
- MBE molecular beam epitaxy
- the temperature for epitaxial deposition typically ranges from approximately 550° C. to approximately 900° C. Although higher temperature typically results in faster deposition, the faster deposition may result in crystal defects and film cracking.
- the epitaxial growth the first and second semiconductor materials that provide the sacrificial semiconductor material layers and the semiconductor channel material layers, respectively, can be performed utilizing any well-known precursor gas or gas mixture. Carrier gases like hydrogen, nitrogen, helium and argon can be
- the nanosheet stack 20 includes vertically aligned alternating layers of sacrificial semiconductor material layer 16 and semiconductor channel material layer 18 .
- the nanosheet stack 20 is formed on the silicon germanium layer.
- the nanosheet stack 20 includes three layers of sacrificial semiconductor material layer 16 and three layers of semiconductor channel material layer 18 .
- the material stacks that can be employed in embodiments of the present invention are not limited to the specific embodiment illustrated in FIG. 1 .
- the nanosheet stack 20 can include any number of sacrificial semiconductor material layers 16 and semiconductor channel material layers 18 .
- the nanosheet stack 20 is used to produce a gate-all-around device that includes vertically stacked semiconductor channel material nanosheets for a p-channel field-effect transistor (PFET) or an n-channel field-effect transistor (NFET) device.
- PFET p-channel field-effect transistor
- NFET n-channel field-effect transistor
- Each sacrificial semiconductor material layer 16 is composed of a first semiconductor material which differs in composition from at least an upper portion of the substrate 10 and differs in composition from the silicon germanium layer with 60% germanium.
- each sacrificial semiconductor material layer 16 may have a germanium concentration less than 50 atomic percent.
- each sacrificial semiconductor material layer 16 may have a germanium concentration ranging from about 20 atomic percent to about 40 atomic percent.
- Each sacrificial semiconductor material layer 16 can be formed using known deposition techniques or an epitaxial growth technique as described above.
- Each semiconductor channel material layer 18 is composed of a second semiconductor material which differs in composition from at least an upper portion of the substrate 10 , differs in composition from the silicon germanium layer and differs in composition from the sacrificial material layer 16 .
- Each semiconductor channel material layer 18 has a different etch rate than the first semiconductor material of sacrificial semiconductor material layers 16 and has a different etch rate than the silicon germanium layer.
- the second semiconductor material can be, for example, silicon.
- the second semiconductor material, for each semiconductor channel material layer 18 can be formed using known deposition techniques or an epitaxial growth technique as described above.
- the nanosheet stack 20 ( 16 , 18 ) can be formed by sequential epitaxial growth of alternating layers of the first semiconductor material and the second semiconductor material.
- the sacrificial semiconductor material layers 16 of the nanosheet stack 20 may have a thickness ranging from about 5 nm to about 12 nm, while the semiconductor channel material layers 18 of the semiconductor stack 20 may have a thickness ranging from about 3 nm to about 12 nm.
- Each sacrificial semiconductor material layer 16 may have a thickness that is the same as, or different from, a thickness of each semiconductor channel material layer 18 .
- each sacrificial semiconductor material layer 16 has an identical thickness.
- each semiconductor channel material layer 18 has an identical thickness.
- the nanosheet stack 20 is formed by patterning the sacrificial semiconductor material layers 16 and the semiconductor channel material layers 18 .
- the silicon germanium layer may be patterned simultaneously with the nanosheet stack 20 . More specifically, portions of the sacrificial semiconductor material layers 16 , the semiconductor channel material layers 18 , and the silicon germanium layer are etched using an anisotropic etching technique, such as, for example, reactive ion etching (ME), and stopping on the substrate 10 and the STI regions 22 .
- ME reactive ion etching
- the nanosheet stack 20 includes alternating nanosheets of remaining portions of each sacrificial semiconductor material layer 16 and each semiconductor channel material layer 18 all on top of a remaining portion of the silicon germanium layer. After etching, sidewalls of each sacrificial semiconductor material layer 16 are vertically aligned to sidewalls of each semiconductor channel material layer 18 , and to sidewalls of the silicon germanium layer.
- Adjacent nanosheet stacks 20 may be isolated from one another by regions of dielectric material such as, for example, the STI regions 22 .
- the STI regions 22 may be formed using known patterning and deposition techniques.
- the silicon germanium layer is then selectively removed using one or more known techniques. In doing so, the silicon germanium layer is removed selective to the semiconductor channel material layers 18 , the semiconductor channel material layers 18 and the STI regions 22 .
- a wet etching technique can be used to selectively remove the silicon germanium layer.
- the wet etching technique may employ special chemical solutions including, for example, tetramethylammonium hydroxide (TMAH) solution, potassium hydroxide (KOH) solution, and ethylene diamine and pyrocatechol (EDP) solution.
- TMAH tetramethylammonium hydroxide
- KOH potassium hydroxide
- EDP ethylene diamine and pyrocatechol
- a wet etching technique that relies on a mixture solution of HF-HNO3-H2SO4 may be used.
- the bottom isolation layer 12 may be formed on the substrate 10 and below the nanosheet stacks 20 in a gap created by removal of the silicon germanium layer.
- the bottom isolation layer 12 may be formed by conformally depositing a dielectric material, followed by one or more etch or recessing steps.
- the bottom isolation layer 12 may be composed of silicon dioxide, undoped silicate glass (USG), fluorosilicate glass (FSG), borophosphosilicate glass (BPSG), a spin-on low-k dielectric layer, a chemical vapor deposition (CVD) low-k dielectric layer or any combination thereof.
- the term “low-k” as used throughout the present application denotes a dielectric material that has a dielectric constant of less than silicon dioxide.
- a self-planarizing material such as a spin-on glass (SOG) or a spin-on low-k dielectric material such as SiLKTM can be used as the bottom isolation layer 12 .
- a self-planarizing dielectric material as the bottom isolation layer 12 may avoid the need to perform subsequent etching or recessing.
- SiLKTM is a trademark of Dow Chemical Company.
- the bottom isolation layer 12 may be selectively etched such that vertical sides of the bottom isolation layer 12 align with the nanosheet stack 20 , and a top surface of the STI regions 22 is exposed.
- An anisotropic etching technique such as, for example, reactive ion etching (RIE) may be used to etch the bottom isolation 12 .
- RIE reactive ion etching
- sidewalls of each sacrificial semiconductor material layer 16 are vertically aligned to sidewalls of each semiconductor channel material layer 18 , and to sidewalls of the bottom isolation layer 12 .
- the bottom isolation layer 12 may remain a continuous layer extending from one nanosheet stack 20 to the next and covering the STI regions 22 .
- the structure 100 is shown according to an exemplary embodiment.
- the sacrificial semiconductor material layers 16 are selectively removed using one or more etching techniques. In doing so, the sacrificial semiconductor material layers 16 are removed selective to the semiconductor channel material layers 18 , the bottom isolation layer 12 and the STI regions 22 . As illustrated in FIG. 2 , the remaining semiconductor channel material layers 18 are shown suspended and are supported on both ends by additional portions of the structure 100 which are not shown.
- a wet etching technique can be used to selectively remove the sacrificial semiconductor material layers 16 .
- the wet etching technique may employ special chemical solutions including, for example, tetramethylammonium hydroxide (TMAH) solution, potassium hydroxide (KOH) solution, and ethylene diamine and pyrocatechol (EDP) solution.
- TMAH tetramethylammonium hydroxide
- KOH potassium hydroxide
- EDP ethylene diamine and pyrocatechol
- a wet etching technique that relies on a mixture solution of HF-HNO3-H2SO4 may be used.
- a gate dielectric 24 is formed in each cavity and surrounding suspended portions of the semiconductor channel material layers 18 .
- the gate dielectric 24 further covers the STI regions 22 and the bottom isolation layer 12 as illustrated.
- the gate oxide 24 is deposited directly on an interfacial layer (not shown).
- the interfacial layer will be a native oxide such as, for example, silicon oxide.
- the gate dielectric 24 can be an oxide, nitride, and/or oxynitride.
- the gate dielectric 24 can be a high-k material.
- Exemplary high-k dielectrics include, but are not limited to, HfO 2 , ZrO 2 , La 2 O 3 , Al 2 O 3 , TiO 2 , SrTiO 3 , LaAlO 3 , Y 2 O 3 , HfO x N y , ZrO x N y , La 2 O x N y , Al 2 O x N y , TiO x N y , SrTiO x N y , LaAlO x N y , Y 2 O x N y , SiON, SiN x , a silicate thereof, and an alloy thereof.
- Each value of x is independently from 0.5 to 3 and each value of y is independently from 0 to 2.
- a multilayered gate dielectric structure including different gate dielectric materials e.g., silicon dioxide, and a high-k gate dielectric, can be formed and used as the gate dielectric 24 .
- the gate dielectric 24 can be formed by any deposition technique including, for example, atomic layer deposition (ALD), chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), physical vapor deposition (PVD), sputtering, or other like deposition techniques.
- ALD atomic layer deposition
- CVD chemical vapor deposition
- PECVD plasma enhanced chemical vapor deposition
- PVD physical vapor deposition
- the gate dielectric 24 can have a thickness ranging from approximately 1 nm to approximately 10 nm. Other thicknesses that are lesser than, or greater than, the aforementioned thickness range can also be employed for the gate dielectric 24 .
- a first sacrificial gate 26 is formed on top of and covering the gate dielectric 24 .
- the first sacrificial gate 26 is formed in each cavity and surrounds suspended portions of the semiconductor channel material layers 18 .
- a first blanket sacrificial layer 28 may be formed, covering the first sacrificial gate 26 , and may fill an area between adjacent nanosheet stacks 20 .
- the first sacrificial gate 26 can include any material, for example, polysilicon, amorphous silicon, an elemental metal (e.g., tungsten, titanium, tantalum, aluminum, nickel, ruthenium, palladium and platinum), an alloy of at least two elemental metals or multilayered combinations thereof.
- an elemental metal e.g., tungsten, titanium, tantalum, aluminum, nickel, ruthenium, palladium and platinum
- an alloy of at least two elemental metals or multilayered combinations thereof e.g., tungsten, titanium, tantalum, aluminum, nickel, ruthenium, palladium and platinum
- the first sacrificial gate 26 can be formed by any deposition technique including, for example, chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), physical vapor deposition (PVD), sputtering, atomic layer deposition (ALD) or other like deposition techniques. When a metal silicide is formed, a conventional silicidation technique is used.
- the first sacrificial gate 26 can have a thickness ranging from approximately 1 nm to approximately 50 nm, and more preferably ranging from approximately 3 nm to approximately 10 nm. Other thicknesses that are lesser than, or greater than, the aforementioned thickness range can also be employed for the first sacrificial gate 26 .
- the thickness of the first sacrificial gate 26 is deposited with a thickness sufficient to fill, or substantially fill, the spaces between adjacent semiconductor channel material layers 18 , and completely surround each of the semiconductor channel material layers 18 .
- the first blanket sacrificial layer 28 can include any oxygen blocking material including, for example, amorphous silicon, polycrystalline silicon, amorphous carbon, amorphous germanium, polycrystalline germanium, or polycrystalline silicon-germanium made.
- the first blanket sacrificial layer 28 can be formed utilizing a deposition process including, for example, chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), physical vapor deposition (PVD), sputtering, atomic layer deposition (ALD) or other like deposition techniques.
- CVD chemical vapor deposition
- PECVD plasma enhanced chemical vapor deposition
- PVD physical vapor deposition
- ALD atomic layer deposition
- an organic polymer layer 30 may be selectively formed.
- the organic polymer layer 30 may cover selected nanosheet stacks 20 , and may not cover other nanosheet stacks 20 .
- the organic polymer layer 30 is used to cover the two nanosheet stacks 20 in Structure B, and not the two nanosheet stacks in Structure A.
- the organic polymer layer 30 may be formed by a blanket deposition using typical deposition techniques, for example, atomic layer deposition (ALD), chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), physical vapor deposition (PVD), sputtering, or other like deposition techniques.
- the material of the organic polymer layer 30 may include a photo-sensitive organic polymer including a light-sensitive material.
- the organic polymer may include epoxy resin, phenol resin, polyacrylate resin, polyamide resin, polyimide resin, unsaturated polyester resin, polyphenylenesulfide resin, polyphenylenether resin, or benzocyclobutene (BCB).
- the material of the organic polymer layer 30 may be selected to be compatible with the first sacrificial gate 26 and the first blanket sacrificial layer 28 . Specifically, the materials are chosen such that one or more of the first sacrificial gate 26 , the first blanket sacrificial layer 28 , or the organic polymer layer 30 may be etched or recessed selective to one another.
- the Structures A and B are different. Specifically, the organic polymer layer 30 covers only the Structure B, and does not cover the Structure A.
- the structure 100 is shown according to an exemplary embodiment.
- the first blanket sacrificial layer 28 and the first sacrificial gate 26 may be selectively removed from the Structure A.
- the organic polymer layer 30 may be removed from the Structure B.
- a wet etching technique can be used to selectively remove the first blanket sacrificial layer 28 and the first gate 26 selective to the organic polymer layer 30 .
- the wet etching technique may employ special chemical solutions including, for example, tetramethylammonium hydroxide (TMAH) solution, potassium hydroxide (KOH) solution, and ethylene diamine and pyrocatechol (EDP) solution.
- TMAH tetramethylammonium hydroxide
- KOH potassium hydroxide
- EDP ethylene diamine and pyrocatechol
- a wet etching technique that relies on a mixture solution of HF-HNO3-H2SO4 may be used. The etching may be performed in one or more steps.
- the organic polymer layer 30 may be removed from the Structure B.
- a wet etching technique may be used to selectively remove the organic polymer layer 30 , selective to the first blanket sacrificial layer 28 of the Structure B, the first sacrificial gate 26 and the gate dielectric 24 .
- the Structures A and B are different. Specifically, the first blanket sacrificial layer 28 and the first sacrificial gate 26 remain in the Structure B, while neither the first blanket sacrificial layer 28 nor the first sacrificial gate 26 remain on the Structure A.
- the structure 100 is shown according to an exemplary embodiment.
- the structure 100 may be exposed to a spike anneal, a high temperature anneal, a laser spike anneal, or another type of an anneal, to crystalize exposed portions of gate dielectric 24 .
- the gate dielectric 24 becomes a crystallized gate dielectric 32 with different properties than the gate dielectric 24 . Because the gate dielectric 24 in the Structure B is protected by the first sacrificial gate 26 and the first blanket sacrificial layer 28 , and thus not exposed, it will not be crystallized by the spike anneal.
- the annealing technique may include subjecting the structure 100 to an elevated temperature, ranging from approximately 800° C. to approximately 1250° C., for approximately 1 ms to approximately 500 ms.
- a high-temperature rapid thermal anneal (RTA) technique may be used.
- RTA rapid thermal anneal
- high temperatures cannot be used during fabrication due to risk of damaging a gate metal or work function metal; however, in the present case neither the gate metal nor the work function metal have been formed yet.
- the threshold voltage of a nanosheet transistor is dependent upon the material and structure of the nanosheet stack 20 , and also depends upon a thickness and composition of the gate dielectric surrounding each of the semiconductor channel material layers 18 of the nanosheet stack 20 .
- the Structure A and the Structure B each had the same gate dielectric layer (i.e. the gate dielectric 24 ) formed at the same time, with the same original thickness and composition, and thus would have the same or substantially the same threshold voltage.
- the Structure A has the crystallized gate dielectric 32 , which has a different composition, compared to the gate dielectric 24 of the Structure B. As such, the threshold voltage for the Structure A will be different from the threshold voltage for the Structure B.
- spike laser anneal allows for selective crystallization without additional processing steps. Traditionally, additional processing steps would be required to form the Structure A and the Structure B with different gate dielectrics and different threshold voltages.
- FIG. 8 the structure 100 is shown according to an exemplary embodiment. As shown in FIG. 8 , portions of the first blanket sacrificial layer 28 and the first sacrificial gate 26 remaining on the Structure B are removed.
- a wet etching technique can be used to selectively remove remaining portions of the first blanket sacrificial layer 28 and the first sacrificial gate 26 selective to the gate dielectric 24 and the crystallized gate dielectric 32 .
- a dipole layer 34 may be formed.
- the dipole layer 34 is formed on top of the crystallized gate dielectric 32 surrounding the semiconductor channel material layers 18 of the nanosheet stack 20 .
- the dipole layer 34 is further formed on top of the crystallized gate dielectric 32 covering the bottom isolation layer 12 and the STI regions 22 .
- the dipole layer 34 is formed on top of the gate dielectric 24 surrounding the semiconductor channel material layers 18 of the nanosheet stack 20 .
- the dipole layer 34 is further formed on top of the gate dielectric 24 covering the bottom isolation layer 12 and the STI regions 22 .
- the dipole layer 34 may by formed by a blanket deposition using typical deposition techniques, for example, atomic layer deposition (ALD), chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), physical vapor deposition (PVD), sputtering, or other like deposition techniques.
- the material of the dipole layer 34 may include any suitable dipole layer know to a person having ordinary skill in the art.
- the dipole layer 34 may include lanthanum oxide (La 2 O 3 ) or aluminum oxide (Al 2 O 3 ).
- lanthanum oxide (La 2 O 3 ) is commonly used for NFET devices and aluminum oxide (Al 2 O 3 ) is commonly used for PFET devices.
- some combination of lanthanum oxide (La 2 O 3 ) and aluminum oxide (Al 2 O 3 ) can be used for either NFET devices or PFET devices in order to achieve desired device characteristics.
- Adjusting the material of the dipole layer 34 may be another method to alter or change the threshold voltage for the nanosheet transistors.
- a lanthanum oxide (La 2 O 3 ) dipole layer ( 34 ) may typically lower the threshold voltage of an NFET device and may typically raise the threshold voltage of a PFET device.
- a aluminum oxide (Al 2 O 3 ) dipole layer ( 34 ) may typically increase the threshold voltage of an NFET device and may typically lower the threshold voltage of a PFET device.
- FIG. 10 the structure 100 is shown according to an exemplary embodiment. As shown in FIG. 10 , a second sacrificial gate 36 is formed.
- the second sacrificial gate 36 is formed in each cavity and surrounding suspended portions of the semiconductor channel material layers 18 , the crystallized gate dielectric 32 and the dipole layer 34 .
- the second sacrificial gate 36 is formed in each cavity and surrounding suspended portions of the semiconductor channel material layers 18 , the gate dielectric 24 and the dipole layer 34 .
- the second sacrificial gate 36 may also cover the STI regions 22 and surfaces of the bottom isolation layer 12 .
- a second blanket sacrificial layer 38 may be formed, covering the second sacrificial gate conductor 36 , and may fill an area between adjacent nanosheet stacks 20 .
- the second sacrificial gate conductor 36 may be formed and include materials as described above for the first sacrificial gate 26 .
- the second blanket sacrificial layer 38 may be formed and include materials as described above for the first blanket sacrificial layer 28 .
- the structure 100 is shown according to an exemplary embodiment. As shown in FIG. 11 , an annealing step is performed to cause the dipole layer 34 to diffuse into the gate dielectric 24 in Structure B only. In contrast, the dipole layer 34 does not diffuse into the crystallized gate dielectric 32 of the Structure A, but instead remains on top of the gate dielectric layer 24 .
- the Structure A remains substantially the same before and after the anneal, because the crystalized gate dielectric 32 prevents diffusion of the dipole layer 34 .
- the crystallized gate dielectric 32 separates the dipole layer 34 from the semiconductor channel material layers 18 .
- annealing causes the dipole layer 34 , to diffuse into the (amorphous) gate dielectric layer 24 of the Structure B.
- the dipole material for example lanthanum oxide (La 2 O 3 ), aluminum oxide (Al 2 O 3 ), or both, from the dipole layer 34 can be detected within the gate layer 24 and at the interface between the gate later 24 and the interfacial layer.
- Annealing may include a spike anneal, a high temperature anneal, or a laser spike anneal, or another type of an anneal, as described herein above.
- Causing the dipole layer 34 to diffuse into the gate dielectric layer 24 of the Structure B is another example of how selective crystallization, or lack thereof in the present example, can be used to adjust or change the threshold voltage of a nanosheet device in accordance with the disclosed embodiments.
- the Structure B with the diffused dipole material can be designed and fabricated with a different threshold than the Structure A.
- the disclose embodiments teach how to fabricate nanosheet devices with different threshold voltages using selective crystallization of the gate dielectric layer 24 .
- the structure 100 is shown according to an exemplary embodiment. As shown in FIG. 12 , the second blanket sacrificial layer 38 and the second sacrificial gate 36 may be removed from the Structure 100 . Additionally, the dipole layer 34 may be removed from the Structure A.
- one or more etching techniques can be used to selectively remove the second blanket sacrificial layer 38 , the second gate conductor 36 from both the Structure A and the Structure B.
- the wet etch will remove the dipole layer 34 selective to the crystallized gate dielectric 32 .
- the wet etch may remove a portion of the gate dielectric 24 ; however, the diffused dipole material remains within remaining portions of the gate dielectric 24 and along the interface between the gate dielectric 24 and the interfacial layer.
- the Structure A of FIG. 14 is a cross-section view perpendicular to the cross-sectional view of the Structure A illustrated in FIG. 13 , along section line A-A.
- the Structure B of FIG. 14 is a cross-section view perpendicular to the cross-sectional view of the Structure B illustrated in FIG. 13 , along section line B-B.
- a work function metal 40 may be formed.
- the work function metal 40 may be formed as part of a traditional gate process for the nanosheet FET formed from the gate stack 20 . Due to the differences in the Structure A and the Structure B, the same work function metal 40 may be used for both. The differences in the two structures, including the crystallized gate dielectric 32 of the Structure A compared to the gate dielectric 24 of the Structure A, and the diffused dipole material of the Structure B, may be used to produce two or more transistors having different threshold voltages, even with the same work function metal 40 .
- either of the Structures A, B may be used as either an NFET device, or as a PFET device.
- the work function metal 40 may be conformally formed on the structure 100 , according to an exemplary embodiment.
- the work function metal 40 may be deposited using typical deposition techniques, for example, atomic layer deposition (ALD), molecular layer deposition (MLD), and chemical vapor deposition (CVD).
- ALD atomic layer deposition
- MLD molecular layer deposition
- CVD chemical vapor deposition
- the material chosen for the work function metal 40 may be selected based on whether an NFET device or a PFET device is desired.
- the work function metal 40 of a PFET device may include a metal nitride, for example, titanium nitride or tantalum nitride, titanium carbide titanium aluminum carbide, or other suitable materials known in the art.
- the work function metal 40 of an NFET device may include, for example, titanium aluminum carbide or other suitable materials known in the art.
- the work function metal 40 may include one or more layers to achieve desired device characteristics.
- an inner spacer 42 may be formed, a source drain regions 44 , and a gate spacer 46 may all be formed according to know techniques. Formation of the source drain regions 44 and the gate spacer 46 is typically completed prior to beginning fabrication illustrated in FIG. 1 .
- the structure 100 there may be different combinations of gate dielectric layers and dipole layers to produce devices with different threshold voltages.
- selective crystallization of the gate dielectric yields at least four different techniques to control or adjust the threshold voltages of nanosheet devices.
- a first nanosheet transistor having a first threshold voltage would include only the gate dielectric 24 alone without crystallization and without the dipole layer
- a second nanosheet transistor having a second threshold voltage would include only the crystallized gate dielectric 32 alone without the dipole layer 34
- a third nanosheet transistor having a third threshold voltage would include the dipole layer 34 diffused into the gate dielectric 24 , as illustrated in Structure B
- a fourth nanosheet transistor having a fourth threshold voltage would include only the dipole layer 34 on top of the crystalized gate dielectric 32 , as illustrated in Structure A.
- embodiments of the present invention disclose more efficient and less invasive techniques to fabricate nanosheet transistors with different threshold voltages.
- conventional manufacturing techniques require depositing different materials, for example, different gate dielectrics, to achieve different threshold voltages. Doing so inherently requires multiple deposition, masking, and etching techniques which can be invasive and harmful to surrounding structures.
- embodiments of the present invention provide techniques to achieve different threshold voltages while minimizing extra process steps, thereby minimizing collateral damage to surrounding structures.
- embodiments of the present invention begin with a single gate dielectric material ( 24 ) and devices with different threshold voltages can be achieved by modifying the gate dielectric through crystallization.
Abstract
A semiconductor structure including nanosheet stacks on a substrate, each nanosheet stack including alternating layers of sacrificial semiconductor material and semiconductor channel material and a crystallized gate dielectric layer surrounding the semiconductor channel layers of a first subset of the nanosheet stacks, a dipole layer on top of the crystallized gate dielectric and surrounding the layers of semiconductor channel material of the first subset of the nanosheet stacks and a gate dielectric modified by a diffused dipole material surrounding the semiconductor channel layers of a second subset of the nanosheet stacks. A method including forming nanosheet stacks on a substrate, each nanosheet stack including alternating layers of sacrificial semiconductor material and semiconductor channel material, removing sacrificial semiconductor material layers of the set of nanosheet stacks, forming a gate dielectric surrounding the semiconductor channel layers of the nanosheet stacks, and crystalizing the gate dielectric of a subset of the nanosheet stacks.
Description
- The present invention relates, generally, to the field of semiconductor manufacturing, and more particularly to fabricating field effect transistors.
- Complementary Metal-oxide-semiconductor (CMOS) technology is commonly used for field effect transistors (hereinafter “FET”) as part of advanced integrated circuits (hereinafter “IC”), such as central processing units (hereinafter “CPUs”), memory, storage devices, and the like. As demands to reduce the dimensions of transistor devices continue, nanosheet FETs help achieve a reduced FET device footprint while maintaining FET device performance. A nanosheet FET includes a plurality of stacked nanosheets extending between a pair of source drain epitaxial regions. The device may be a gate all around device or transistor in which the gate surrounds a portion of the nanosheet channel. A nanosheet device contains one or more layers of semiconductor channel material portions having a vertical thickness that is substantially less than its width.
- Limited space between channels of a nanosheet device makes it difficult to adjust the threshold voltage using conventional techniques. It would be advantageous to have more than one threshold voltage in a semiconductor structure for increased design flexibility of semiconductor devices in the semiconductor structure.
- According to an embodiment, a semiconductor structure is provided. The semiconductor structure including nanosheet stacks on a substrate, each nanosheet stack including alternating layers of a sacrificial semiconductor material and a semiconductor channel material vertically aligned and stacked one on top of another, and a crystallized gate dielectric layer surrounding the semiconductor channel layers of a first subset of the nanosheet stacks, a dipole layer on top of the crystallized gate dielectric and surrounding the layers of semiconductor channel material of the first subset of the nanosheet stacks and a gate dielectric modified by a diffused dipole material surrounding the semiconductor channel layers of a second subset of the nanosheet stacks.
- According to an embodiment, a semiconductor structure is provided. The semiconductor structure including nanosheet stacks on a substrate, each nanosheet stack including alternating layers of a sacrificial semiconductor material and a semiconductor channel material vertically aligned and stacked one on top of another, and a crystallized gate dielectric surrounding the semiconductor channel layers of the nanosheet stacks.
- According to an embodiment, a method is provided. The method including forming nanosheet stacks on a substrate, each nanosheet stack including alternating layers of a sacrificial semiconductor material and a semiconductor channel material vertically aligned and stacked one on top of another, removing the sacrificial semiconductor material layers of the set of nanosheet stacks, forming a gate dielectric surrounding the semiconductor channel layers of the nanosheet stacks, and crystalizing the gate dielectric of a subset of the nanosheet stacks.
- These and other objects, features and advantages of the present invention will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings. The various features of the drawings are not to scale as the illustrations are for clarity in facilitating one skilled in the art in understanding the invention in conjunction with the detailed description. In the drawings:
-
FIG. 1 illustrates a cross-sectional view of a semiconductor structure at an intermediate stage of fabrication, according to an exemplary embodiment; -
FIG. 2 illustrates a cross-sectional view of the semiconductor structure and illustrates selective removal of sacrificial semiconductor material layers, according to an exemplary embodiment; -
FIG. 3 illustrates a cross-sectional view of the semiconductor structure and illustrates formation of a gate dielectric, according to an exemplary embodiment; -
FIG. 4 illustrates a cross-sectional view of the semiconductor structure and illustrates formation of a first gate conductor and a first blanket sacrificial layer, according to an exemplary embodiment; -
FIG. 5 illustrates a cross-sectional view of the semiconductor structure and illustrates forming an organic polymer layer, according to an exemplary embodiment; -
FIG. 6 illustrates a cross-sectional view of the semiconductor structure and illustrates selective removal of the first blanket sacrificial layer and the first gate conductor, according to an exemplary embodiment; -
FIG. 7 illustrates a cross-sectional view of the semiconductor structure and illustrates selective crystallization of the gate dielectric, according to an exemplary embodiment; -
FIG. 8 illustrates a cross-sectional view of the semiconductor structure and illustrates removal of remaining first blanket sacrificial layer and remaining first gate conductor, according to an exemplary embodiment; -
FIG. 9 illustrates a cross-sectional view of the semiconductor structure and illustrates formation of a dipole layer, according to an exemplary embodiment; -
FIG. 10 illustrates a cross-sectional view of the semiconductor structure and illustrates formation of a second gate conductor and a second blanket sacrificial layer, according to an exemplary embodiment; -
FIG. 11 illustrates a cross-sectional view of the semiconductor structure and illustrates an annealing step, according to an exemplary embodiment; -
FIG. 12 illustrates a cross-sectional view of the semiconductor structure and illustrates removal of the second blanket sacrificial layer and the second gate conductor, according to an exemplary embodiment; -
FIG. 13 illustrates a cross-sectional view of the semiconductor structure and illustrates formation of a work function metal, according to an exemplary embodiment; and -
FIG. 14 illustrates a cross-sectional view of theFIG. 13 , according to an exemplary embodiment. - It will be appreciated that for simplicity and clarity of illustration, elements shown in the figures have not necessarily been drawn to scale. For example, the dimensions of some of the elements may be exaggerated relative to other elements for clarity. Further, where considered appropriate, reference numbers may be repeated among the figures to indicate corresponding or analogous features.
- Detailed embodiments of the claimed structures and methods are disclosed herein; however, it can be understood that the disclosed embodiments are merely illustrative of the claimed structures and methods that may be embodied in various forms. This invention may, however, be embodied in many different forms and should not be construed as limited to the exemplary embodiments set forth herein. In the description, details of well-known features and techniques may be omitted to avoid unnecessarily obscuring the presented embodiments.
- References in the specification to “one embodiment”, “an embodiment”, “an example embodiment”, etc., indicate that the embodiment described may include a particular feature, structure, or characteristic, but every embodiment may not necessarily include the particular feature, structure, or characteristic. Moreover, such phrases are not necessarily referring to the same embodiment. Further, when a particular feature, structure, or characteristic is described in connection with an embodiment, it is submitted that it is within the knowledge of one skilled in the art to affect such feature, structure, or characteristic in connection with other embodiments whether or not explicitly described.
- It will be understood that when an element as a layer, region or substrate is referred to as being “on” or “over” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.
- In the interest of not obscuring the presentation of embodiments of the present invention, in the following detailed description, some processing steps or operations that are known in the art may have been combined together for presentation and for illustration purposes and in some instances may have not been described in detail. In other instances, some processing steps or operations that are known in the art may not be described at all. It should be understood that the following description is rather focused on the distinctive features or elements of various embodiments of the present invention.
- A nanosheet transistor may be formed from stacked nanosheets, with alternate layers of silicon and silicon germanium, which are then formed into nanosheet stacks. A gate all around structure may be formed from a nanosheet stack. As dimensions of the nanosheet transistor continue to be reduced, close spacing between channels of a nanosheet transistor make it difficult to vary or adjust different threshold voltages.
- The present invention generally relates to semiconductor manufacturing and more particularly to adjusting the threshold voltage of a nanosheet transistor. Adjusting the threshold voltage can be very challenging in nanosheet manufacturing due to aggressive device scaling.
- The inventors discovered the threshold voltage of a nanosheet transistor can be adjusted by selectively crystallizing the gate dielectric layer. Additionally, the inventors discovered a dipole layer used to further adjust the threshold voltage does not diffuse into a crystallized gate dielectric. As such, the inventors discovered that selectively crystallizing the gate dielectric can be used to produce various different threshold voltages.
- In particular, embodiments of the present invention disclose selectively crystalizing the gate dielectric layer during fabrication of a nanosheet transistor to modify the transistor's threshold voltage. Additional embodiments of the present invention disclose selectively crystallizing the gate dielectric to prevent a dipole layer from diffusing into the gate dielectric and further produce multiple different threshold voltages. Techniques involving selectively crystallizing the gate dielectric are described in detail below by referring to the accompanying drawings in
FIGS. 1-14 , in accordance with an illustrative embodiment. - Referring now to
FIG. 1 , a semiconductor structure 100 (hereinafter “structure”) at an intermediate stage of fabrication is shown according to an exemplary embodiment.FIG. 1 is a cross-sectional view of thestructure 100. Thestructure 100 ofFIG. 1 may be formed or provided. Structure A and Structure B are the same at this point of fabrication and remain identical unless otherwise noted. - The
structure 100 may include ananosheet stack 20 separated by abottom isolation layer 12 on abase substrate 10. Thestructure 100 may include a shallow trench isolation region (hereinafter “STI region”) 22. It should be noted that, while a limited number of nanosheet stack 20 are depicted, any number of nanosheet stacks 20 may be formed. - The
substrate 10 may be, for example, a bulk substrate, which may be made from any of several known semiconductor materials such as, for example, silicon, germanium, silicon-germanium alloy, and compound (e.g. III-V and II-VI) semiconductor materials. Non-limiting examples of compound semiconductor materials include gallium arsenide, indium arsenide, and indium phosphide, or indium gallium arsenide. Typically, thesubstrate 10 may be approximately, but is not limited to, several hundred microns thick. In other embodiments, thesubstrate 10 may be a layered semiconductor such as a silicon-on-insulator or SiGe-on-insulator, where a buried insulator layer, separates a base substrate from a top semiconductor layer. - A silicon germanium layer, not shown, may be formed on the substrate. The silicon germanium layer may, for example, have a germanium concentration about 60 atomic percent, although percentages greater than 60% and less than 60% may be used. The silicon germanium layer can be formed using a deposition technique or an epitaxial growth technique. The silicon germanium layer will subsequently be removed selective to the remaining layers of the
nanosheet stack 20, as described below. As such, the silicon germanium layer can be made from other materials which allow for their selective removal. - The terms “epitaxially growing and/or depositing” and “epitaxially grown and/or deposited” mean the growth of a semiconductor material on a deposition surface of a semiconductor material, in which the semiconductor material being grown has the same crystalline characteristics as the semiconductor material of the deposition surface. In an epitaxial deposition technique, the chemical reactants provided by the source gases are controlled and the system parameters are set so that the depositing atoms arrive at the deposition surface of the semiconductor substrate with sufficient energy to move around on the surface and orient themselves to the crystal arrangement of the atoms of the deposition surface. Therefore, an epitaxial semiconductor material has the same crystalline characteristics as the deposition surface on which it is formed.
- Examples of various epitaxial growth techniques include, for example, rapid thermal chemical vapor deposition (RTCVD), low-energy plasma deposition (LEPD), ultra-high vacuum chemical vapor deposition (UHVCVD), atmospheric pressure chemical vapor deposition (APCVD) and molecular beam epitaxy (MBE). The temperature for epitaxial deposition typically ranges from approximately 550° C. to approximately 900° C. Although higher temperature typically results in faster deposition, the faster deposition may result in crystal defects and film cracking. The epitaxial growth the first and second semiconductor materials that provide the sacrificial semiconductor material layers and the semiconductor channel material layers, respectively, can be performed utilizing any well-known precursor gas or gas mixture. Carrier gases like hydrogen, nitrogen, helium and argon can be used.
- The
nanosheet stack 20 includes vertically aligned alternating layers of sacrificialsemiconductor material layer 16 and semiconductorchannel material layer 18. Thenanosheet stack 20 is formed on the silicon germanium layer. InFIG. 1 , and only by way of an example, thenanosheet stack 20 includes three layers of sacrificialsemiconductor material layer 16 and three layers of semiconductorchannel material layer 18. The material stacks that can be employed in embodiments of the present invention are not limited to the specific embodiment illustrated inFIG. 1 . Thenanosheet stack 20 can include any number of sacrificial semiconductor material layers 16 and semiconductor channel material layers 18. Thenanosheet stack 20 is used to produce a gate-all-around device that includes vertically stacked semiconductor channel material nanosheets for a p-channel field-effect transistor (PFET) or an n-channel field-effect transistor (NFET) device. - Each sacrificial
semiconductor material layer 16 is composed of a first semiconductor material which differs in composition from at least an upper portion of thesubstrate 10 and differs in composition from the silicon germanium layer with 60% germanium. In an embodiment, each sacrificialsemiconductor material layer 16 may have a germanium concentration less than 50 atomic percent. In another example, each sacrificialsemiconductor material layer 16 may have a germanium concentration ranging from about 20 atomic percent to about 40 atomic percent. Each sacrificialsemiconductor material layer 16 can be formed using known deposition techniques or an epitaxial growth technique as described above. - Each semiconductor
channel material layer 18 is composed of a second semiconductor material which differs in composition from at least an upper portion of thesubstrate 10, differs in composition from the silicon germanium layer and differs in composition from thesacrificial material layer 16. Each semiconductorchannel material layer 18 has a different etch rate than the first semiconductor material of sacrificial semiconductor material layers 16 and has a different etch rate than the silicon germanium layer. The second semiconductor material can be, for example, silicon. The second semiconductor material, for each semiconductorchannel material layer 18, can be formed using known deposition techniques or an epitaxial growth technique as described above. - The nanosheet stack 20 (16, 18) can be formed by sequential epitaxial growth of alternating layers of the first semiconductor material and the second semiconductor material.
- The sacrificial semiconductor material layers 16 of the
nanosheet stack 20 may have a thickness ranging from about 5 nm to about 12 nm, while the semiconductor channel material layers 18 of thesemiconductor stack 20 may have a thickness ranging from about 3 nm to about 12 nm. Each sacrificialsemiconductor material layer 16 may have a thickness that is the same as, or different from, a thickness of each semiconductorchannel material layer 18. In an embodiment, each sacrificialsemiconductor material layer 16 has an identical thickness. In an embodiment, each semiconductorchannel material layer 18 has an identical thickness. - The
nanosheet stack 20 is formed by patterning the sacrificial semiconductor material layers 16 and the semiconductor channel material layers 18. The silicon germanium layer may be patterned simultaneously with thenanosheet stack 20. More specifically, portions of the sacrificial semiconductor material layers 16, the semiconductor channel material layers 18, and the silicon germanium layer are etched using an anisotropic etching technique, such as, for example, reactive ion etching (ME), and stopping on thesubstrate 10 and theSTI regions 22. Thenanosheet stack 20 includes alternating nanosheets of remaining portions of each sacrificialsemiconductor material layer 16 and each semiconductorchannel material layer 18 all on top of a remaining portion of the silicon germanium layer. After etching, sidewalls of each sacrificialsemiconductor material layer 16 are vertically aligned to sidewalls of each semiconductorchannel material layer 18, and to sidewalls of the silicon germanium layer. - Adjacent nanosheet stacks 20 may be isolated from one another by regions of dielectric material such as, for example, the
STI regions 22. TheSTI regions 22 may be formed using known patterning and deposition techniques. - As previously mentioned, the silicon germanium layer is then selectively removed using one or more known techniques. In doing so, the silicon germanium layer is removed selective to the semiconductor channel material layers 18, the semiconductor channel material layers 18 and the
STI regions 22. For example, a wet etching technique can be used to selectively remove the silicon germanium layer. The wet etching technique may employ special chemical solutions including, for example, tetramethylammonium hydroxide (TMAH) solution, potassium hydroxide (KOH) solution, and ethylene diamine and pyrocatechol (EDP) solution. Alternatively, for example, a wet etching technique that relies on a mixture solution of HF-HNO3-H2SO4 may be used. - The
bottom isolation layer 12 may be formed on thesubstrate 10 and below the nanosheet stacks 20 in a gap created by removal of the silicon germanium layer. Thebottom isolation layer 12 may be formed by conformally depositing a dielectric material, followed by one or more etch or recessing steps. - The
bottom isolation layer 12 may be composed of silicon dioxide, undoped silicate glass (USG), fluorosilicate glass (FSG), borophosphosilicate glass (BPSG), a spin-on low-k dielectric layer, a chemical vapor deposition (CVD) low-k dielectric layer or any combination thereof. The term “low-k” as used throughout the present application denotes a dielectric material that has a dielectric constant of less than silicon dioxide. In another embodiment, a self-planarizing material such as a spin-on glass (SOG) or a spin-on low-k dielectric material such as SiLK™ can be used as thebottom isolation layer 12. Using a self-planarizing dielectric material as thebottom isolation layer 12 may avoid the need to perform subsequent etching or recessing. SiLK™ is a trademark of Dow Chemical Company. - In some embodiments, as shown, the
bottom isolation layer 12 may be selectively etched such that vertical sides of thebottom isolation layer 12 align with thenanosheet stack 20, and a top surface of theSTI regions 22 is exposed. An anisotropic etching technique, such as, for example, reactive ion etching (RIE) may be used to etch thebottom isolation 12. After etching, sidewalls of each sacrificialsemiconductor material layer 16 are vertically aligned to sidewalls of each semiconductorchannel material layer 18, and to sidewalls of thebottom isolation layer 12. In other embodiments, not shown, thebottom isolation layer 12 may remain a continuous layer extending from onenanosheet stack 20 to the next and covering theSTI regions 22. - Referring now to
FIG. 2 , thestructure 100 is shown according to an exemplary embodiment. As shown inFIG. 2 , the sacrificial semiconductor material layers 16 are selectively removed using one or more etching techniques. In doing so, the sacrificial semiconductor material layers 16 are removed selective to the semiconductor channel material layers 18, thebottom isolation layer 12 and theSTI regions 22. As illustrated inFIG. 2 , the remaining semiconductor channel material layers 18 are shown suspended and are supported on both ends by additional portions of thestructure 100 which are not shown. - For example, a wet etching technique can be used to selectively remove the sacrificial semiconductor material layers 16. The wet etching technique may employ special chemical solutions including, for example, tetramethylammonium hydroxide (TMAH) solution, potassium hydroxide (KOH) solution, and ethylene diamine and pyrocatechol (EDP) solution.
- Alternatively, for example, a wet etching technique that relies on a mixture solution of HF-HNO3-H2SO4 may be used.
- Referring now to
FIG. 3 , thestructure 100 is shown according to an exemplary embodiment. As shown inFIG. 3 , agate dielectric 24 is formed in each cavity and surrounding suspended portions of the semiconductor channel material layers 18. Thegate dielectric 24 further covers theSTI regions 22 and thebottom isolation layer 12 as illustrated. In practice, thegate oxide 24 is deposited directly on an interfacial layer (not shown). The interfacial layer will be a native oxide such as, for example, silicon oxide. - The
gate dielectric 24 can be an oxide, nitride, and/or oxynitride. In an example, thegate dielectric 24 can be a high-k material. Exemplary high-k dielectrics include, but are not limited to, HfO2, ZrO2, La2O3, Al2O3, TiO2, SrTiO3, LaAlO3, Y2O3, HfOxNy, ZrOxNy, La2OxNy, Al2OxNy, TiOxNy, SrTiOxNy, LaAlOxNy, Y2OxNy, SiON, SiNx, a silicate thereof, and an alloy thereof. Each value of x is independently from 0.5 to 3 and each value of y is independently from 0 to 2. In some embodiments, a multilayered gate dielectric structure including different gate dielectric materials, e.g., silicon dioxide, and a high-k gate dielectric, can be formed and used as thegate dielectric 24. - The
gate dielectric 24 can be formed by any deposition technique including, for example, atomic layer deposition (ALD), chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), physical vapor deposition (PVD), sputtering, or other like deposition techniques. In an embodiment, thegate dielectric 24 can have a thickness ranging from approximately 1 nm to approximately 10 nm. Other thicknesses that are lesser than, or greater than, the aforementioned thickness range can also be employed for thegate dielectric 24. - Referring now to
FIG. 4 , thestructure 100 is shown according to an exemplary embodiment. As shown inFIG. 4 , a firstsacrificial gate 26 is formed on top of and covering thegate dielectric 24. For example, the firstsacrificial gate 26 is formed in each cavity and surrounds suspended portions of the semiconductor channel material layers 18. Also as shown inFIG. 4 , a first blanketsacrificial layer 28 may be formed, covering the firstsacrificial gate 26, and may fill an area between adjacent nanosheet stacks 20. - The first
sacrificial gate 26 can include any material, for example, polysilicon, amorphous silicon, an elemental metal (e.g., tungsten, titanium, tantalum, aluminum, nickel, ruthenium, palladium and platinum), an alloy of at least two elemental metals or multilayered combinations thereof. - The first
sacrificial gate 26 can be formed by any deposition technique including, for example, chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), physical vapor deposition (PVD), sputtering, atomic layer deposition (ALD) or other like deposition techniques. When a metal silicide is formed, a conventional silicidation technique is used. In an embodiment, the firstsacrificial gate 26 can have a thickness ranging from approximately 1 nm to approximately 50 nm, and more preferably ranging from approximately 3 nm to approximately 10 nm. Other thicknesses that are lesser than, or greater than, the aforementioned thickness range can also be employed for the firstsacrificial gate 26. In an embodiment, the thickness of the firstsacrificial gate 26 is deposited with a thickness sufficient to fill, or substantially fill, the spaces between adjacent semiconductor channel material layers 18, and completely surround each of the semiconductor channel material layers 18. - The first blanket
sacrificial layer 28 can include any oxygen blocking material including, for example, amorphous silicon, polycrystalline silicon, amorphous carbon, amorphous germanium, polycrystalline germanium, or polycrystalline silicon-germanium made. The first blanketsacrificial layer 28 can be formed utilizing a deposition process including, for example, chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), physical vapor deposition (PVD), sputtering, atomic layer deposition (ALD) or other like deposition techniques. - Referring now to
FIG. 5 , thestructure 100 is shown according to an exemplary embodiment. As shown inFIG. 5 , anorganic polymer layer 30 may be selectively formed. Theorganic polymer layer 30 may cover selected nanosheet stacks 20, and may not cover other nanosheet stacks 20. As shown inFIG. 5 , theorganic polymer layer 30 is used to cover the twonanosheet stacks 20 in Structure B, and not the two nanosheet stacks in Structure A. - The
organic polymer layer 30 may be formed by a blanket deposition using typical deposition techniques, for example, atomic layer deposition (ALD), chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), physical vapor deposition (PVD), sputtering, or other like deposition techniques. The material of theorganic polymer layer 30 may include a photo-sensitive organic polymer including a light-sensitive material. The organic polymer may include epoxy resin, phenol resin, polyacrylate resin, polyamide resin, polyimide resin, unsaturated polyester resin, polyphenylenesulfide resin, polyphenylenether resin, or benzocyclobutene (BCB). The material of theorganic polymer layer 30 may be selected to be compatible with the firstsacrificial gate 26 and the first blanketsacrificial layer 28. Specifically, the materials are chosen such that one or more of the firstsacrificial gate 26, the first blanketsacrificial layer 28, or theorganic polymer layer 30 may be etched or recessed selective to one another. - At this point of fabrication, the Structures A and B are different. Specifically, the
organic polymer layer 30 covers only the Structure B, and does not cover the Structure A. - Referring now to
FIG. 6 , thestructure 100 is shown according to an exemplary embodiment. As shown inFIG. 6 , the first blanketsacrificial layer 28 and the firstsacrificial gate 26 may be selectively removed from the Structure A. Subsequently, theorganic polymer layer 30 may be removed from the Structure B. - As described above, a wet etching technique can be used to selectively remove the first blanket
sacrificial layer 28 and thefirst gate 26 selective to theorganic polymer layer 30. The wet etching technique may employ special chemical solutions including, for example, tetramethylammonium hydroxide (TMAH) solution, potassium hydroxide (KOH) solution, and ethylene diamine and pyrocatechol (EDP) solution. Alternatively, for example, a wet etching technique that relies on a mixture solution of HF-HNO3-H2SO4 may be used. The etching may be performed in one or more steps. - Following the removal of the first blanket
sacrificial layer 28 and the firstsacrificial gate 26 in the Structure A, theorganic polymer layer 30 may be removed from the Structure B. A wet etching technique may be used to selectively remove theorganic polymer layer 30, selective to the first blanketsacrificial layer 28 of the Structure B, the firstsacrificial gate 26 and thegate dielectric 24. - At this point of fabrication, the Structures A and B are different. Specifically, the first blanket
sacrificial layer 28 and the firstsacrificial gate 26 remain in the Structure B, while neither the first blanketsacrificial layer 28 nor the firstsacrificial gate 26 remain on the Structure A. - Referring now to
FIG. 7 , thestructure 100 is shown according to an exemplary embodiment. As shown inFIG. 7 , thestructure 100 may be exposed to a spike anneal, a high temperature anneal, a laser spike anneal, or another type of an anneal, to crystalize exposed portions ofgate dielectric 24. In the structure A, thegate dielectric 24 becomes acrystallized gate dielectric 32 with different properties than thegate dielectric 24. Because thegate dielectric 24 in the Structure B is protected by the firstsacrificial gate 26 and the first blanketsacrificial layer 28, and thus not exposed, it will not be crystallized by the spike anneal. - In an embodiment, the annealing technique may include subjecting the
structure 100 to an elevated temperature, ranging from approximately 800° C. to approximately 1250° C., for approximately 1 ms to approximately 500 ms. In another embodiment, a high-temperature rapid thermal anneal (RTA) technique may be used. Typically, high temperatures cannot be used during fabrication due to risk of damaging a gate metal or work function metal; however, in the present case neither the gate metal nor the work function metal have been formed yet. - The threshold voltage of a nanosheet transistor is dependent upon the material and structure of the
nanosheet stack 20, and also depends upon a thickness and composition of the gate dielectric surrounding each of the semiconductor channel material layers 18 of thenanosheet stack 20. Prior to the laser spike anneal, the Structure A and the Structure B each had the same gate dielectric layer (i.e. the gate dielectric 24) formed at the same time, with the same original thickness and composition, and thus would have the same or substantially the same threshold voltage. However, after the laser spike anneal step, the Structure A has the crystallizedgate dielectric 32, which has a different composition, compared to thegate dielectric 24 of the Structure B. As such, the threshold voltage for the Structure A will be different from the threshold voltage for the Structure B. - The use of spike laser anneal allows for selective crystallization without additional processing steps. Traditionally, additional processing steps would be required to form the Structure A and the Structure B with different gate dielectrics and different threshold voltages.
- Referring now to
FIG. 8 , thestructure 100 is shown according to an exemplary embodiment. As shown inFIG. 8 , portions of the first blanketsacrificial layer 28 and the firstsacrificial gate 26 remaining on the Structure B are removed. - As described above, a wet etching technique can be used to selectively remove remaining portions of the first blanket
sacrificial layer 28 and the firstsacrificial gate 26 selective to thegate dielectric 24 and thecrystallized gate dielectric 32. - Referring now to
FIG. 9 , thestructure 100 is shown according to an exemplary embodiment. As shown inFIG. 9 , adipole layer 34 may be formed. - In the Structure A, the
dipole layer 34 is formed on top of the crystallizedgate dielectric 32 surrounding the semiconductor channel material layers 18 of thenanosheet stack 20. Thedipole layer 34 is further formed on top of the crystallizedgate dielectric 32 covering thebottom isolation layer 12 and theSTI regions 22. - In the Structure B, the
dipole layer 34 is formed on top of thegate dielectric 24 surrounding the semiconductor channel material layers 18 of thenanosheet stack 20. Thedipole layer 34 is further formed on top of thegate dielectric 24 covering thebottom isolation layer 12 and theSTI regions 22. - The
dipole layer 34 may by formed by a blanket deposition using typical deposition techniques, for example, atomic layer deposition (ALD), chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), physical vapor deposition (PVD), sputtering, or other like deposition techniques. The material of thedipole layer 34 may include any suitable dipole layer know to a person having ordinary skill in the art. For example, in some embodiments thedipole layer 34 may include lanthanum oxide (La2O3) or aluminum oxide (Al2O3). In some embodiments, lanthanum oxide (La2O3) is commonly used for NFET devices and aluminum oxide (Al2O3) is commonly used for PFET devices. In other embodiments, some combination of lanthanum oxide (La2O3) and aluminum oxide (Al2O3) can be used for either NFET devices or PFET devices in order to achieve desired device characteristics. - Adjusting the material of the
dipole layer 34 may be another method to alter or change the threshold voltage for the nanosheet transistors. In an embodiment, for example, a lanthanum oxide (La2O3) dipole layer (34) may typically lower the threshold voltage of an NFET device and may typically raise the threshold voltage of a PFET device. In an alternate embodiment, for example, a aluminum oxide (Al2O3) dipole layer (34) may typically increase the threshold voltage of an NFET device and may typically lower the threshold voltage of a PFET device. - In some embodiments, it may be desirable to selectively deposit the
dipole layer 34 over select nanosheet stacks 20, and not others. - Referring now to
FIG. 10 , thestructure 100 is shown according to an exemplary embodiment. As shown inFIG. 10 , a secondsacrificial gate 36 is formed. - In the Structure A, the second
sacrificial gate 36 is formed in each cavity and surrounding suspended portions of the semiconductor channel material layers 18, thecrystallized gate dielectric 32 and thedipole layer 34. Meanwhile, in the Structure B the secondsacrificial gate 36 is formed in each cavity and surrounding suspended portions of the semiconductor channel material layers 18, thegate dielectric 24 and thedipole layer 34. In some cases, the secondsacrificial gate 36 may also cover theSTI regions 22 and surfaces of thebottom isolation layer 12. - Also as shown in
FIG. 10 , a second blanketsacrificial layer 38 may be formed, covering the secondsacrificial gate conductor 36, and may fill an area between adjacent nanosheet stacks 20. - The second
sacrificial gate conductor 36 may be formed and include materials as described above for the firstsacrificial gate 26. The second blanketsacrificial layer 38 may be formed and include materials as described above for the first blanketsacrificial layer 28. - Referring now to
FIG. 11 , thestructure 100 is shown according to an exemplary embodiment. As shown inFIG. 11 , an annealing step is performed to cause thedipole layer 34 to diffuse into thegate dielectric 24 in Structure B only. In contrast, thedipole layer 34 does not diffuse into thecrystallized gate dielectric 32 of the Structure A, but instead remains on top of thegate dielectric layer 24. - More specifically, the Structure A remains substantially the same before and after the anneal, because the
crystalized gate dielectric 32 prevents diffusion of thedipole layer 34. As such, in the Structure A only, thecrystallized gate dielectric 32 separates thedipole layer 34 from the semiconductor channel material layers 18. In contrast, annealing causes thedipole layer 34, to diffuse into the (amorphous)gate dielectric layer 24 of the Structure B. After annealing, the dipole material, for example lanthanum oxide (La2O3), aluminum oxide (Al2O3), or both, from thedipole layer 34 can be detected within thegate layer 24 and at the interface between the gate later 24 and the interfacial layer. Annealing may include a spike anneal, a high temperature anneal, or a laser spike anneal, or another type of an anneal, as described herein above. - Causing the
dipole layer 34 to diffuse into thegate dielectric layer 24 of the Structure B, is another example of how selective crystallization, or lack thereof in the present example, can be used to adjust or change the threshold voltage of a nanosheet device in accordance with the disclosed embodiments. For example, the Structure B with the diffused dipole material can be designed and fabricated with a different threshold than the Structure A. Even more unique, the disclose embodiments teach how to fabricate nanosheet devices with different threshold voltages using selective crystallization of thegate dielectric layer 24. - Referring now to
FIG. 12 , thestructure 100 is shown according to an exemplary embodiment. As shown inFIG. 12 , the second blanketsacrificial layer 38 and the secondsacrificial gate 36 may be removed from theStructure 100. Additionally, thedipole layer 34 may be removed from the Structure A. - As described above, one or more etching techniques, for example a wet etching technique, can be used to selectively remove the second blanket
sacrificial layer 38, thesecond gate conductor 36 from both the Structure A and the Structure B. In the Structure A the wet etch will remove thedipole layer 34 selective to the crystallizedgate dielectric 32. In the Structure B, the wet etch may remove a portion of thegate dielectric 24; however, the diffused dipole material remains within remaining portions of thegate dielectric 24 and along the interface between thegate dielectric 24 and the interfacial layer. - Referring now to
FIGS. 13 and 14 , thestructure 100 is shown according to an exemplary embodiment. The Structure A ofFIG. 14 is a cross-section view perpendicular to the cross-sectional view of the Structure A illustrated inFIG. 13 , along section line A-A. The Structure B ofFIG. 14 is a cross-section view perpendicular to the cross-sectional view of the Structure B illustrated inFIG. 13 , along section line B-B. As shown inFIGS. 13 and 14 , awork function metal 40 may be formed. - The
work function metal 40 may be formed as part of a traditional gate process for the nanosheet FET formed from thegate stack 20. Due to the differences in the Structure A and the Structure B, the samework function metal 40 may be used for both. The differences in the two structures, including the crystallizedgate dielectric 32 of the Structure A compared to thegate dielectric 24 of the Structure A, and the diffused dipole material of the Structure B, may be used to produce two or more transistors having different threshold voltages, even with the samework function metal 40. - In an embodiment, either of the Structures A, B, may be used as either an NFET device, or as a PFET device.
- The
work function metal 40 may be conformally formed on thestructure 100, according to an exemplary embodiment. Thework function metal 40 may be deposited using typical deposition techniques, for example, atomic layer deposition (ALD), molecular layer deposition (MLD), and chemical vapor deposition (CVD). - The material chosen for the
work function metal 40 may be selected based on whether an NFET device or a PFET device is desired. In an embodiment, thework function metal 40 of a PFET device may include a metal nitride, for example, titanium nitride or tantalum nitride, titanium carbide titanium aluminum carbide, or other suitable materials known in the art. In an embodiment, thework function metal 40 of an NFET device may include, for example, titanium aluminum carbide or other suitable materials known in the art. In an embodiment, thework function metal 40 may include one or more layers to achieve desired device characteristics. - As shown in
FIG. 14 , aninner spacer 42 may be formed, asource drain regions 44, and agate spacer 46 may all be formed according to know techniques. Formation of thesource drain regions 44 and thegate spacer 46 is typically completed prior to beginning fabrication illustrated inFIG. 1 . - Within the
structure 100, there may be different combinations of gate dielectric layers and dipole layers to produce devices with different threshold voltages. - In accordance with the embodiments described herein, selective crystallization of the gate dielectric yields at least four different techniques to control or adjust the threshold voltages of nanosheet devices are disclosed. For example, a first nanosheet transistor having a first threshold voltage would include only the
gate dielectric 24 alone without crystallization and without the dipole layer; a second nanosheet transistor having a second threshold voltage would include only the crystallizedgate dielectric 32 alone without thedipole layer 34; a third nanosheet transistor having a third threshold voltage would include thedipole layer 34 diffused into thegate dielectric 24, as illustrated in Structure B; and a fourth nanosheet transistor having a fourth threshold voltage would include only thedipole layer 34 on top of thecrystalized gate dielectric 32, as illustrated in Structure A. - As briefly mentioned above, embodiments of the present invention disclose more efficient and less invasive techniques to fabricate nanosheet transistors with different threshold voltages. For example, conventional manufacturing techniques require depositing different materials, for example, different gate dielectrics, to achieve different threshold voltages. Doing so inherently requires multiple deposition, masking, and etching techniques which can be invasive and harmful to surrounding structures. Instead, embodiments of the present invention provide techniques to achieve different threshold voltages while minimizing extra process steps, thereby minimizing collateral damage to surrounding structures. For example, embodiments of the present invention begin with a single gate dielectric material (24) and devices with different threshold voltages can be achieved by modifying the gate dielectric through crystallization.
- The descriptions of the various embodiments of the present invention have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The terminology used herein was chosen to best explain the principles of the embodiment, the practical application or technical improvement over technologies found in the marketplace, or to enable others of ordinary skill in the art to understand the embodiments disclosed herein.
Claims (20)
1. A semiconductor structure comprising:
nanosheet stacks on a substrate, each nanosheet stack comprising alternating layers of a sacrificial semiconductor material and a semiconductor channel material vertically aligned and stacked one on top of another; and
a crystallized gate dielectric layer surrounding the semiconductor channel layers of a first subset of the nanosheet stacks;
a dipole layer on top of the crystallized gate dielectric and surrounding the layers of semiconductor channel material of the first subset of the nanosheet stacks; and
a gate dielectric modified by a diffused dipole material surrounding the semiconductor channel layers of a second subset of the nanosheet stacks.
2. The semiconductor structure according to claim 1 , further comprising:
a first gate conductor layer orthogonal to the nanosheet stack, the first gate conductor wraps around the semiconductor channel material layers of the nanosheet stack.
3. The semiconductor structure according to claim 1 , wherein crystallizing the gate dielectric comprises annealing the gate dielectric to form the crystallized gate dielectric.
4. The semiconductor structure according to claim 1 , wherein the sacrificial semiconductor material layers comprise silicon germanium.
5. The semiconductor structure according to claim 1 , further comprising:
source drain regions extending laterally from either end of the semiconductor channel material layers of the nanosheet stack.
6. The semiconductor structure according to claim 1 , wherein the crystallized gate dielectric layer directly contacts and covers shallow trench isolation regions between adjacent nanosheet stacks.
7. A semiconductor structure comprising:
nanosheet stacks on a substrate, each nanosheet stack comprising alternating layers of a sacrificial semiconductor material and a semiconductor channel material vertically aligned and stacked one on top of another; and
a crystallized gate dielectric surrounding the semiconductor channel layers of the nanosheet stacks.
8. The semiconductor structure according to claim 7 , further comprising:
a dipole layer on top of the crystallized gate dielectric and surrounding the layers of semiconductor channel material of a subset of the nanosheet stacks.
9. The semiconductor structure according to claim 7 , further comprising:
a first gate conductor layer orthogonal to the nanosheet stack, the first gate conductor wraps around the semiconductor channel material layers of the nanosheet stack.
10. The semiconductor structure according to claim 7 , wherein crystallizing the gate dielectric comprises annealing the gate dielectric to form the crystallized gate dielectric.
11. The semiconductor structure according to claim 7 , wherein the sacrificial semiconductor material layers comprise silicon germanium.
12. The semiconductor structure according to claim 7 , further comprising:
source drain regions extending laterally from either end of the semiconductor channel material layers of the nanosheet stack.
13. The semiconductor structure according to claim 7 , wherein the crystallized gate dielectric layer directly contacts and covers shallow trench isolation regions between adjacent nanosheet stacks.
14. A method comprising:
forming nanosheet stacks on a substrate, each nanosheet stack comprising alternating layers of a sacrificial semiconductor material and a semiconductor channel material vertically aligned and stacked one on top of another;
removing the sacrificial semiconductor material layers of the set of nanosheet stacks;
forming a gate dielectric surrounding the semiconductor channel layers of the nanosheet stacks; and
crystalizing the gate dielectric of a subset of the nanosheet stacks.
15. The method according to claim 14 , further comprising:
forming a dipole layer surrounding the gate dielectric which surrounds the semiconductor channel layers of a subset of the nanosheet stacks.
16. The method according to claim 14 , further comprising:
diffusing the dipole layer into the gate dielectric surrounding the semiconductor channel layers of the subset of the nanosheet stacks.
17. The method according to claim 14 , further comprising:
forming a first gate conductor layer orthogonal to the nanosheet stack, the first gate conductor wraps around the semiconductor channel material layers of the nanosheet stack.
18. The method according to claim 14 , wherein crystallizing the gate dielectric comprises annealing the gate dielectric to form the crystallized gate dielectric.
19. The method according to claim 14 , wherein the sacrificial semiconductor material layers comprise silicon germanium.
20. The method according to claim 14 , further comprising:
forming source drain regions extending laterally from either end of the semiconductor channel material layers of the nanosheet stack.
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/126,078 US11387342B1 (en) | 2020-12-18 | 2020-12-18 | Multi threshold voltage for nanosheet |
DE102021130399.0A DE102021130399A1 (en) | 2020-12-18 | 2021-11-22 | MULTI-THRESHOLD VOLTAGE FOR NANOSHEET |
CN202111435501.9A CN114649399A (en) | 2020-12-18 | 2021-11-29 | Multiple threshold voltages of nanoplates |
GB2117331.5A GB2603608A (en) | 2020-12-18 | 2021-12-01 | Multi threshold voltage for nanosheet |
JP2021203540A JP2022097434A (en) | 2020-12-18 | 2021-12-15 | Semiconductor structures and methods (multi-threshold voltage for nanosheet) |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/126,078 US11387342B1 (en) | 2020-12-18 | 2020-12-18 | Multi threshold voltage for nanosheet |
Publications (2)
Publication Number | Publication Date |
---|---|
US20220199796A1 true US20220199796A1 (en) | 2022-06-23 |
US11387342B1 US11387342B1 (en) | 2022-07-12 |
Family
ID=80038597
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/126,078 Active US11387342B1 (en) | 2020-12-18 | 2020-12-18 | Multi threshold voltage for nanosheet |
Country Status (5)
Country | Link |
---|---|
US (1) | US11387342B1 (en) |
JP (1) | JP2022097434A (en) |
CN (1) | CN114649399A (en) |
DE (1) | DE102021130399A1 (en) |
GB (1) | GB2603608A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220262928A1 (en) * | 2021-02-14 | 2022-08-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Device Providing Multiple Threshold Voltages And Methods Of Making The Same |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5563426A (en) * | 1992-12-04 | 1996-10-08 | Semiconductor Energy Laboratory Co., Ltd. | Thin film transistor |
US20210183857A1 (en) * | 2019-12-13 | 2021-06-17 | Intel Corporation | Nanoribbon thick gate device with hybrid dielectric tuning for high breakdown and vt modulation |
US20210184001A1 (en) * | 2019-12-13 | 2021-06-17 | Intel Corporation | Nanoribbon thick gate devices with differential ribbon spacing and width for soc applications |
US20210384299A1 (en) * | 2020-06-04 | 2021-12-09 | Intel Corporation | Non-planar transistor arrangements with asymmetric gate enclosures |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9812449B2 (en) | 2015-11-20 | 2017-11-07 | Samsung Electronics Co., Ltd. | Multi-VT gate stack for III-V nanosheet devices with reduced parasitic capacitance |
US10026652B2 (en) | 2016-08-17 | 2018-07-17 | Samsung Electronics Co., Ltd. | Horizontal nanosheet FETs and method of manufacturing the same |
KR102316293B1 (en) | 2017-09-18 | 2021-10-22 | 삼성전자주식회사 | Semiconductor devices |
US10770353B2 (en) | 2017-11-16 | 2020-09-08 | Samsung Electronics Co., Ltd. | Method of forming multi-threshold voltage devices using dipole-high dielectric constant combinations and devices so formed |
CN108364910B (en) | 2018-02-11 | 2021-01-15 | 中国科学院微电子研究所 | Nanowire array surrounding gate MOSFET structure and manufacturing method thereof |
CN109904219A (en) | 2019-03-18 | 2019-06-18 | 上海新微技术研发中心有限公司 | Manufacturing method of field effect transistor and field effect transistor |
US11133309B2 (en) * | 2019-05-23 | 2021-09-28 | International Business Machines Corporation | Multi-threshold voltage gate-all-around transistors |
US10825736B1 (en) * | 2019-07-22 | 2020-11-03 | International Business Machines Corporation | Nanosheet with selective dipole diffusion into high-k |
-
2020
- 2020-12-18 US US17/126,078 patent/US11387342B1/en active Active
-
2021
- 2021-11-22 DE DE102021130399.0A patent/DE102021130399A1/en active Pending
- 2021-11-29 CN CN202111435501.9A patent/CN114649399A/en active Pending
- 2021-12-01 GB GB2117331.5A patent/GB2603608A/en active Pending
- 2021-12-15 JP JP2021203540A patent/JP2022097434A/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5563426A (en) * | 1992-12-04 | 1996-10-08 | Semiconductor Energy Laboratory Co., Ltd. | Thin film transistor |
US20210183857A1 (en) * | 2019-12-13 | 2021-06-17 | Intel Corporation | Nanoribbon thick gate device with hybrid dielectric tuning for high breakdown and vt modulation |
US20210184001A1 (en) * | 2019-12-13 | 2021-06-17 | Intel Corporation | Nanoribbon thick gate devices with differential ribbon spacing and width for soc applications |
US20210384299A1 (en) * | 2020-06-04 | 2021-12-09 | Intel Corporation | Non-planar transistor arrangements with asymmetric gate enclosures |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220262928A1 (en) * | 2021-02-14 | 2022-08-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Device Providing Multiple Threshold Voltages And Methods Of Making The Same |
Also Published As
Publication number | Publication date |
---|---|
GB202117331D0 (en) | 2022-01-12 |
JP2022097434A (en) | 2022-06-30 |
US11387342B1 (en) | 2022-07-12 |
DE102021130399A1 (en) | 2022-06-23 |
CN114649399A (en) | 2022-06-21 |
GB2603608A (en) | 2022-08-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10396202B2 (en) | Method and structure for incorporating strain in nanosheet devices | |
US10026652B2 (en) | Horizontal nanosheet FETs and method of manufacturing the same | |
US10056254B2 (en) | Methods for removal of selected nanowires in stacked gate all around architecture | |
US10084064B2 (en) | Fabrication of strained vertical p-type field effect transistors by bottom condensation | |
US10593673B2 (en) | Nanosheet with single epitaxial stack forming off-set dual material channels for gate-all-around CMOS | |
US10396171B2 (en) | Semiconductor structure and manufacturing method thereof | |
US11587786B2 (en) | Crystalline semiconductor layer formed in BEOL processes | |
US11387342B1 (en) | Multi threshold voltage for nanosheet | |
WO2022127340A1 (en) | Stacked nanosheet rom | |
US11075301B2 (en) | Nanosheet with buried gate contact | |
US11798867B2 (en) | Half buried nFET/pFET epitaxy source/drain strap | |
US20230290776A1 (en) | Isolation between vertically stacked nanosheet devices | |
US20230065970A1 (en) | Strain generation and anchoring in gate-all-around field effect transistors | |
US20230420502A1 (en) | Subtractive source drain contact for stacked devices | |
US20230307495A1 (en) | Bottom dielectric isolation for vertically stacked devices | |
US20240096946A1 (en) | Dual dielectric stressors | |
US11942557B2 (en) | Nanosheet transistor with enhanced bottom isolation | |
US20230069187A1 (en) | High-k gate dielectric and method forming same | |
US20240088277A1 (en) | Field effect transistor with channel capping layer | |
US20240105606A1 (en) | Backside power rail with tight space | |
US20230178617A1 (en) | Nanosheet epitaxy with full bottom isolation | |
US20230411466A1 (en) | Self-aligned backside contact with increased contact area |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZHANG, JINGYUN;ANDO, TAKASHI;LEE, CHOONGHYUN;AND OTHERS;REEL/FRAME:054688/0534 Effective date: 20200720 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |