US20220199127A1 - Transferring data between dram and sram - Google Patents
Transferring data between dram and sram Download PDFInfo
- Publication number
- US20220199127A1 US20220199127A1 US17/124,697 US202017124697A US2022199127A1 US 20220199127 A1 US20220199127 A1 US 20220199127A1 US 202017124697 A US202017124697 A US 202017124697A US 2022199127 A1 US2022199127 A1 US 2022199127A1
- Authority
- US
- United States
- Prior art keywords
- dram
- data
- sram
- row
- sense amplifiers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
- G11C7/065—Differential amplifiers of latching type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
- G11C7/1039—Read-write modes for single port memories, i.e. having either a random port or a serial port using pipelining techniques, i.e. using latches between functional memory parts, e.g. row/column decoders, I/O buffers, sense amplifiers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1069—I/O lines read out arrangements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1075—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for multiport memories each having random access ports and serial ports, e.g. video RAM
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
- G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/005—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor comprising combined but independently operative RAM-ROM, RAM-PROM, RAM-EPROM cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/1096—Write circuits, e.g. I/O line write drivers
Definitions
- the present disclosure relates generally to semiconductor memory and methods, and more particularly, to apparatuses and methods related to transferring data between DRAM and SRAM.
- Memory devices are typically provided as internal, semiconductor, integrated circuits in computers or other electronic devices. There are many different types of memory including volatile and non-volatile memory. Volatile memory can require power to maintain its data and includes random-access memory (RAM), static random access memory (SRAM), dynamic random access memory (DRAM), and synchronous dynamic random access memory (SDRAM), among others.
- RAM random-access memory
- SRAM static random access memory
- DRAM dynamic random access memory
- SDRAM synchronous dynamic random access memory
- Non-volatile memory can provide persistent data by retaining stored data when not powered and can include NAND flash memory, NOR flash memory, read only memory (ROM), Electrically Erasable Programmable ROM (EEPROM), Erasable Programmable ROM (EPROM), and resistance variable memory such as phase change random access memory (PCRAM), 3D XPointTM, resistive random access memory (RRAM), and magnetoresistive random access memory (MRAM), among others.
- NAND flash memory NOR flash memory
- ROM read only memory
- EEPROM Electrically Erasable Programmable ROM
- EPROM Erasable Programmable ROM
- PCRAM phase change random access memory
- 3D XPointTM resistive random access memory
- RRAM resistive random access memory
- MRAM magnetoresistive random access memory
- Memory is also utilized as volatile and non-volatile data storage for a wide range of electronic applications, including, but not limited to personal computers, portable memory sticks, digital cameras, cellular telephones, portable music players such as MP3 players, movie players, and other electronic devices.
- Memory cells can be arranged into arrays, with the arrays being used in memory devices.
- Computers or other electronic devices can include a number of memory devices.
- different types of memory can be included on the same electronic device for optimal performance of the electronic device.
- different types of memory devices may require separate data paths and/or controls for each type of memory device.
- FIG. 1A is a block diagram of a system for transferring data between DRAM and SRAM in accordance with a number of embodiments of the present disclosure.
- FIG. 1B is a block diagram of an apparatus for transferring data between DRAM and SRAM in accordance with a number of embodiments of the present disclosure.
- FIG. 2 is a schematic diagram illustrating circuitry for a plurality of shared I/O lines in a data path of an array in accordance with a number of embodiments of the present disclosure.
- FIG. 3A is a timing diagram illustrating transferring data from DRAM to SRAM in accordance with a number of embodiments of the present disclosure.
- FIG. 3B is a schematic diagram illustrating circuitry for transferring data from DRAM to SRAM in accordance with a number of embodiments of the present disclosure.
- FIG. 4A is a timing diagram illustrating transferring data from SRAM to DRAM in accordance with a number of embodiments of the present disclosure.
- FIG. 4B is a schematic diagram illustrating circuitry for transferring data from SRAM to DRAM in accordance with a number of embodiments of the present disclosure.
- FIG. 5 is a flow diagram of a method for transferring data from DRAM to SRAM in accordance with a number of embodiments of the present disclosure.
- the present disclosure includes methods and apparatuses related to transferring data between DRAM and SRAM.
- An example method includes activating a first portion of a DRAM, reading data from the first portion of the DRAM, latching the data from the first portion of the DRAM in one or more sense amplifiers, and writing the data from the one or more sense amplifiers to a first portion of a SRAM.
- data can be transferred between the DRAM and the SRAM using a DRAM data path.
- data can be transferred from the first portion of the DRAM to the one or more sense amplifiers via a first data path and the data can be transferred from the one or more sense amplifiers to the first portion of the SRAM via the same first data path.
- data can be transferred from a first portion of the SRAM to the one or more sense amplifiers via the first data path and the data can be transferred from the one or more sense amplifiers to the first portion of the DRAM via the same first data path.
- data can be transferring between the DRAM and the SRAM using DRAM controls.
- the SRAM can receive a DRAM command and in response data can be written from the one or more sense amplifiers to the first portion of the SRAM.
- the SRAM can also receive a different DRAM command and in response read the data from the SRAM.
- Using a DRAM data path and/or DRAM controls to transfer data between DRAM and SRAM can reduce the number of data paths and/or circuitry on a memory device, reduce the overall size of the memory device, and/or free up space on the memory device for additional memory resources, processing resources, and/or circuitry.
- a number of something can refer to one or more of such things.
- a number of memory devices can refer to one or more memory devices.
- a “plurality” of something intends two or more.
- designators such as “U”, “V”, “W”, “X”, “Y”, and “Z”, as used herein, particularly with respect to reference numerals in the drawings, indicates that a number of the particular feature so designated can be included with a number of embodiments of the present disclosure.
- reference numeral 323 may reference element “ 23 ” in FIG. 3A
- a similar element may be referenced as 423 in FIG. 4A .
- a plurality of similar, but functionally and/or structurally distinguishable, elements or components in the same figure or in different figures may be referenced sequentially with the same element number (e.g., 118 - 1 , 118 - 2 , 118 - 3 , 118 - 4 , 118 - 5 , 118 - 6 , 118 - 7 , and 118 -X in FIG. 1 ).
- element number e.g., 118 - 1 , 118 - 2 , 118 - 3 , 118 - 4 , 118 - 5 , 118 - 6 , 118 - 7 , and 118 -X in FIG. 1 ).
- elements shown in the various embodiments herein can be added, exchanged, and/or eliminated so as to provide a number of additional embodiments of the present disclosure.
- the proportion and the relative scale of the elements provided in the figures are intended to illustrate various embodiments of the present disclosure and are not to be used in a limiting sense
- FIG. 1A is a block diagram of a system for writing data between DRAM and SRAM in accordance with a number of embodiments of the present disclosure.
- the system 100 can be a system in the form of a computer system, for example.
- the system 100 can include a host 102 and a memory device 106 .
- the host 102 can be coupled to or in communication with the memory device 106 .
- the host 102 can include a host controller 104 . Commands can be sent to the memory device 106 from the host controller 104 .
- the host controller 104 can send a command to read and/or write data from the memory device 106 .
- the memory device 106 can include a controller 108 and a memory array 110 .
- the memory array 110 can be volatile memory.
- the memory array 110 can be DRAM.
- the controller 108 can include a processing resource 112 and control circuitry 113 .
- the processing resource 112 can be coupled to the control circuitry 113 .
- the processing resource 112 can be a RISC-V processor.
- the processing resource 112 can include a cache 114 .
- the cache 114 can be SRAM.
- the cache 114 can include two ports and a multiplexer (mux) 116 .
- the mux 116 can allow the cache 114 to switch between the two ports.
- the cache 114 can be coupled to the host 102 when a first port is selected by the mux 116 and the cache 114 can be coupled to the memory array 110 when a second port is selected by the mux 116 .
- FIG. 1B is a block diagram of an apparatus for writing data between DRAM and SRAM in accordance with a number of embodiments of the present disclosure.
- the apparatus can be, for example, memory device 106 .
- the apparatus can include controller 108 and memory array 110 , as described in FIG. 1A .
- the memory array 110 can include a number of memory banks 118 - 1 , . . . , 118 -X.
- the number of memory banks 118 - 1 , . . . , 118 -X can be DRAM memory banks.
- the controller 108 can be coupled to each of the number of memory banks 118 - 1 , . . . , 118 -X via data bus 119 .
- Read and/or write data commands can be sent via data bus 119 from the controller 108 to one or more of the number of memory banks 118 - 1 , . . . , 118 -X and one or more of the number of memory banks 118 - 1 , . . . , 118 -X can transmit data to the controller 108 via the data bus 119 .
- FIG. 2 is a schematic diagram illustrating circuitry for data movement in a memory device in accordance with a number of embodiments of the present disclosure.
- FIG. 2 shows eight sense amplifiers (e.g., sense amplifiers 0 , 1 , . . . , 7 shown at 220 - 0 , 220 - 1 , . . . , 220 - 7 , respectively) each coupled to a respective pair of complementary shared I/O lines 222 (e.g., shared I/O line and shared I/O line*).
- FIG. 2 also shows eight compute components (e.g., compute components 0 , 1 , . . . , 7 shown at 224 - 0 , 224 - 1 , . . .
- the pass gates can be connected and can be controlled by an operation selection signal, Pass.
- an output of the selection logic can be coupled to the gates of the pass gates 226 - 1 and 226 - 2 and digit lines 228 - 1 and 228 - 2 .
- Corresponding pairs of the sense amplifiers and compute components can contribute to formation of the sensing circuitry indicated at 230 - 0 , 230 - 1 , . . . , 230 - 7 .
- Data values present on the pair of complementary digit lines 228 - 1 and 228 - 2 can be loaded into the compute component 224 - 0 .
- the pass gates 226 - 1 and 226 - 2 are enabled, data values on the pair of complementary digit lines 228 - 1 and 228 - 2 can be passed from the sense amplifiers to the compute component (e.g., 220 - 0 to 224 - 0 ).
- the data values on the pair of complementary digit lines 228 - 1 and 228 - 2 can be the data value stored in the sense amplifier 220 - 0 when the sense amplifier is fired.
- a combination of one sense amplifier with one compute component can contribute to the sensing circuitry (e.g., 230 - 0 , 230 - 1 , . . . , 230 - 7 ) of a portion of a DRAM memory subarray 221 coupled to a shared I/O line 222 shared by a number of logic stripes in a data path of the shared I/O lines 222 .
- the sensing circuitry e.g., 230 - 0 , 230 - 1 , . . . , 230 - 7
- FIG. 2 The configurations of embodiments illustrated in FIG. 2 are shown for purposes of clarity and are not limited to these configurations.
- the configuration illustrated in FIG. 2 for the sense amplifiers 220 - 0 , 220 - 1 , . . . , 220 - 7 in combination with the compute components 224 - 0 , 224 - 1 , . . . , 224 - 7 and the shared I/O line 222 is not limited to half the combination of the sense amplifiers 220 - 0 , 220 - 1 , . . . , 220 - 7 with the compute components 224 - 0 , 224 - 1 , . . .
- the sensing circuitry being formed above the columns 234 of memory cells (not shown) and half being formed below the columns 234 of memory cells.
- the number of such combinations of the sense amplifiers with the compute components forming the sensing circuitry configured to couple to a shared I/O line limited to eight.
- the configuration of the shared I/O line 222 is not limited to being split into two for separately coupling each of the two sets of complementary digit lines 228 - 1 and 228 - 2 , nor is the positioning of the shared I/O line 222 limited to being in the middle of the combination of the sense amplifiers and the compute components forming the sensing circuitry (e.g., rather than being at either end of the combination of the sense amplifiers and the compute components).
- the circuitry illustrated in FIG. 2 also shows column select circuitry 236 - 1 and 236 - 2 that is configured to implement data movement operations with respect to particular columns 234 of a subarray 221 , the complementary digit lines 228 - 1 and 228 - 2 associated therewith, and the shared I/O line 222 (e.g., as directed by the controller 108 shown in FIGS. 1A-1B ).
- column select circuitry 236 - 1 has select lines 0, 2, 4, and 6 that are configured to couple with corresponding columns, such as column 0 ( 234 - 0 ), column 2, column 4, and column 6.
- Column select circuitry 236 - 2 has select lines 1, 3, 5, and 7 that are configured to couple with corresponding columns, such as column 1, column 3, column 5, and column 7.
- the column select circuitry 236 described in connection with FIG. 2 can, in various embodiments, represent at least a portion of the functionality embodied by and contained in multiplexers, e.g., an eight (8) way multiplexer, sixteen (16) way multiplexer, etc.
- Controller e.g., controller 108 in FIGS. 1A and 1B
- column select circuitry 236 can be coupled to column select circuitry 236 to control select lines (e.g., select line 0) to access data values stored in the sense amplifiers, compute components, and/or present on the pair of complementary digit lines (e.g., 228 - 1 and 228 - 2 when selection transistors 238 - 1 and 238 - 2 are activated via signals from select line 0).
- Activating the selection transistors 238 - 1 and 238 - 2 enables coupling of sense amplifier 220 - 0 , compute component 224 - 0 , and/or complementary digit lines 228 - 1 and 228 - 2 of column 0 ( 234 - 0 ) to move data values on digit line 0 and digit line 0* to shared I/O line 222 .
- the moved data values may be data values from a particular row 240 stored (cached) in sense amplifier 220 - 0 and/or compute component 224 - 0 .
- Data values from each of columns 0 through 7 can similarly be selected by controller 108 activating the appropriate selection transistors.
- enabling (e.g., activating) the selection transistors can enable a particular sense amplifier and/or compute component (e.g., 220 - 0 and/or 224 - 0 , respectively) to be coupled with a shared I/O line 222 such that data values stored by an amplifier and/or compute component can be moved to (e.g., placed on and/or transferred to) the shared I/O line 222 .
- one column at a time is selected (e.g., column 234 - 0 ) to be coupled to a particular shared I/O line 222 to move (e.g., copy, transfer, and/or transport) the stored data values.
- the shared I/O line 222 can be part of the data path (e.g., data path 323 in FIG. 3B and data path 423 in FIG. 4B ) that transfers data between DRAM in SRAM.
- the shared I/O line 222 is illustrated as a shared, differential I/O line pair (e.g., shared I/O line and shared I/O line*).
- selection of column 0 could yield two data values (e.g., two bits with values of 0 and/or 1) from a row (e.g., row 240 ) and/or as stored in the sense amplifier and/or compute component associated with complementary digit lines 228 - 1 and 228 - 2 .
- These data values could be input in parallel to each shared, differential I/O pair (e.g., shared I/O and shared I/O*) of the shared differential I/O line 222 .
- FIG. 3A is a timing diagram illustrating writing data from DRAM to SRAM in accordance with a number of embodiments of the present disclosure.
- the DRAM can execute a number of commands including activating rows and/or banks 341 , reading data 342 , writing data 343 , selecting a row 344 , selecting a column 345 , and selecting a Bank 346 .
- the SRAM can also execute a number of commands including selecting a row 380 , selecting a column 381 , reading data 382 , and writing data 383 .
- the process of transferring data from DRAM to SRAM can start at time 348 - 0 and the data can be transferred via data line (e.g., data path) 347 .
- the time can be tracked by clock cycles 384 .
- a target bank and/or row of DRAM can be activated.
- a first column of data can be read from the row of DRAM at time 348 - 2 .
- the first column of data from the row of DRAM can be transferred to a target row in SRAM.
- a second column of data can be read from the row of DRAM at time 348 - 4 .
- the second column of data from the row of DRAM can be transferred to the target row in SRAM.
- a third column of data can be read from the row of DRAM at 348 - 6 .
- the third column of data from the row of DRAM can be transferred to the target row of SRAM.
- a fourth column of data can be read from the row of DRAM at 348 - 8 .
- the fourth column of data from the row of DRAM can be transferred to the target row of SRAM.
- FIG. 3B is a schematic diagram illustrating circuitry for transferring data from DRAM to SRAM in accordance with a number of embodiments of the present disclosure.
- the FIG. 3B schematic diagram can include a memory array 310 coupled to a cache 314 via data line (e.g., data path) 323 .
- the memory array 310 can be DRAM 310 and the cache 314 can be SRAM 314 .
- the data path for transferring data between DRAM and SRAM can include digit lines that transfer data from memory cells at intersections of rows and columns to sense amplifiers 306 - 0 , . . . , 306 -Y.
- the data path for transferring data between DRAM and SRAM can include data line 323 that can be coupled to sense amplifiers sense amplifiers 306 - 0 , . . . , 306 -Y.
- Data line 323 can also be coupled to a shared I/O line (e.g., shared I/O line 222 ) to transfer data between DRAM and SRAM.
- the data path can also include data line 323 can be coupled to and/or be part of data line 347 .
- Data lines 323 and 347 can be coupled to the DRAM interface and SRAM interface, which can receive data and/or commands on data liens 323 and 347 and transfer the data and/or commands to components of the DRAM and SRAM.
- the DRAM 310 can include a number of rows 340 - 0 , . . . , 340 -W and a number of columns 334 - 0 , . . . , 334 -Z and the SRAM 314 can include a number of rows 350 - 0 , . . . , 350 -U and a number of columns 354 - 0 , . . . , 354 -V.
- the DRAM 310 can also include a number of sense amplifiers 306 - 0 , . . . , 306 -Y. Memory cells can be located at the intersections of rows 340 - 0 , . . .
- one of the number of rows 340 - 0 , . . . , 340 -W of DRAM 310 can be activated, data from a memory cell coupled to one of the number of columns 334 - 0 , . . . , 334 -Z in DRAM 310 can be read and latched in one of the number of sense amplifiers 306 - 0 , . . . , 306 -Y, one of the number of rows 350 - 0 , . . . , 350 -U in SRAM 314 can be selected, and the data can be transferred to one of the number of columns 354 - 0 , . .
- row 340 - 0 can be activated, data from column 334 - 0 can be read and latched in sense amplifier 306 - 0 , the data can be transmitted to the SRAM via data line 323 , row 350 - 0 can be selected, and the data can be transferred to column 354 - 0 in the SRAM 314 .
- data can be transferred column by column by activating columns one by one.
- Transferring the data can include transferring data to and/or from a memory cell coupled to the activated row and column, and repeating the process by activating additional columns of the activated row (e.g., activating and transferring data to and/or from a first column, then a second column, then a third column, etc.).
- FIG. 4A is a timing diagram illustrating transferring data from SRAM to DRAM in accordance with a number of embodiments of the present disclosure.
- the DRAM can execute a number of commands including activating rows and/or banks 441 , reading data 442 , writing data 443 , selecting a row 444 , selecting a column 445 , and selecting a Bank 446 .
- the SRAM can also execute a number of commands including selecting a row 480 , selecting a column 481 , reading data 482 , and writing data 483 .
- the process of transferring data from SRAM to DRAM can start at time 360 - 0 and the data can be transferred via data line (e.g., data path) 447 .
- the time can be tracked by clock cycles 484 .
- a target bank and/or row of DRAM can be activated.
- a first column of data can be read from SRAM at time 460 - 2 .
- the first column of data from the SRAM can be transferred to the activated row in DRAM.
- a second column of data can be read from the SRAM at time 460 - 4 .
- the second column of data from SRAM can be transferred to the activated row in DRAM.
- a third column of data can be read from SRAM at 460 - 6 .
- the third column of data from the SRAM can be transferred to the activated row of DRAM.
- a fourth column of data can be read from SRAM at 460 - 8 .
- the fourth column of data from SRAM can be transferred to the activated row of DRAM.
- FIG. 4B is a schematic diagram illustrating circuitry for transferring data from SRAM to DRAM in accordance with a number of embodiments of the present disclosure.
- the FIG. 4B schematic diagram can include a memory array 410 coupled to a cache 414 via data line (e.g., data path) 423 .
- data line e.g., data path
- the memory array 410 can be DRAM 410 and the cache 414 can be SRAM 414 .
- the DRAM 410 can include a number of rows 440 - 0 , . . . , 440 -W and a number of columns 434 - 0 , . . . , 434 -Z and the SRAM 414 can include a number of rows 450 - 0 , . . . , 450 -U and a number of columns 454 - 0 , . . . , 454 -V.
- the DRAM 410 can also include a number of sense amplifiers 406 - 0 , . . . , 406 -Y. Memory cells can be located at the intersections of rows 440 - 0 , . . .
- one of the number of rows 440 , . . . , 440 -W of DRAM 410 can be activated, one of the number of rows 450 - 0 , . . . , 450 -U can be selected, data from one of the number of columns 454 - 0 , . . . , 454 -V in SRAM 414 can be read and latched in one of the number of sense amplifiers 406 - 0 , . . . , 406 -Y, and the data can be transferred to one of the number of columns 434 - 0 , . . .
- row 440 - 0 can be activated, row 450 - 1 can be selected, data from column 454 - 0 can be read, transmitted to the DRAM 410 via data line 423 , and latched in sense amplifier 406 - 2 , and the data can be transferred to column 434 - 2 in the DRAM 410 .
- the data path for transferring data between DRAM and SRAM can include digit lines that transfer data from sense amplifiers 406 - 0 , . . . , 406 -Y to memory cells at intersections of rows and columns.
- the data path for transferring data between DRAM and SRAM can include data line 423 that can be coupled to sense amplifiers sense amplifiers 406 - 0 , . . . , 406 -Y via DRAM interface.
- Data line 423 can also be coupled to a shared I/O line (e.g., shared I/O line 222 ) to transfer data between DRAM and SRAM.
- the data path can also include data line 423 can be coupled to and/or be part of data line 447 .
- Data lines 423 and 447 can be coupled to the DRAM interface and SRAM interface, which can receive data and/or commands on data lines 423 and 447 and transfer the data and/or commands to components of the DRAM and SRAM.
- data can be transferred column by column by activating columns one by one. Transferring the data can include transferring data to and/or from a memory cell coupled to the activated row and column, and repeating the process by activating additional columns of the activated row (e.g., activating and transferring data to and/or from a first column, then a second column, then a third column, etc.).
- FIG. 5 is a flow diagram of a method for transferring data from DRAM to SRAM in accordance with a number of embodiments of the present disclosure.
- the method can include activating a first portion of a dynamic random access memory (DRAM).
- DRAM dynamic random access memory
- Activating the first portion of the DRAM can include activating a bank in the DRAM and/or a row in the DRAM.
- the method can include reading data from the first portion of the DRAM.
- the data can be read from the first portion of the DRAM in response to the DRAM receiving a command.
- the method can include latching the data from the first portion of the DRAM in a first sense amplifier of one or more sense amplifiers.
- a data bus can couple the DRAM and the one or more sense amplifiers.
- the method can include transferring the data from the first sense amplifier to a first portion of a static random access memory (SRAM).
- the data bus can couple the one or more sense amplifiers and the SRAM.
- transferring the data from the one or more sense amplifiers to the first portion of the SRAM can include writing the data to a row of the SRAM.
- the SRAM can transfer the data from the one or more sense amplifiers to the first portion of the SRAM in response to receiving a DRAM command.
- the DRAM command can be from a DRAM controller.
- the DRAM command can be converted to a SRAM command.
- the converted DRAM command can be executed to read and/or write data column by column on an activated row of the SRAM.
Abstract
Description
- The present disclosure relates generally to semiconductor memory and methods, and more particularly, to apparatuses and methods related to transferring data between DRAM and SRAM.
- Memory devices are typically provided as internal, semiconductor, integrated circuits in computers or other electronic devices. There are many different types of memory including volatile and non-volatile memory. Volatile memory can require power to maintain its data and includes random-access memory (RAM), static random access memory (SRAM), dynamic random access memory (DRAM), and synchronous dynamic random access memory (SDRAM), among others. Non-volatile memory can provide persistent data by retaining stored data when not powered and can include NAND flash memory, NOR flash memory, read only memory (ROM), Electrically Erasable Programmable ROM (EEPROM), Erasable Programmable ROM (EPROM), and resistance variable memory such as phase change random access memory (PCRAM), 3D XPoint™, resistive random access memory (RRAM), and magnetoresistive random access memory (MRAM), among others.
- Memory is also utilized as volatile and non-volatile data storage for a wide range of electronic applications, including, but not limited to personal computers, portable memory sticks, digital cameras, cellular telephones, portable music players such as MP3 players, movie players, and other electronic devices. Memory cells can be arranged into arrays, with the arrays being used in memory devices.
- Computers or other electronic devices can include a number of memory devices. In some examples, different types of memory can be included on the same electronic device for optimal performance of the electronic device. However, different types of memory devices may require separate data paths and/or controls for each type of memory device.
-
FIG. 1A is a block diagram of a system for transferring data between DRAM and SRAM in accordance with a number of embodiments of the present disclosure. -
FIG. 1B is a block diagram of an apparatus for transferring data between DRAM and SRAM in accordance with a number of embodiments of the present disclosure. -
FIG. 2 is a schematic diagram illustrating circuitry for a plurality of shared I/O lines in a data path of an array in accordance with a number of embodiments of the present disclosure. -
FIG. 3A is a timing diagram illustrating transferring data from DRAM to SRAM in accordance with a number of embodiments of the present disclosure. -
FIG. 3B is a schematic diagram illustrating circuitry for transferring data from DRAM to SRAM in accordance with a number of embodiments of the present disclosure. -
FIG. 4A is a timing diagram illustrating transferring data from SRAM to DRAM in accordance with a number of embodiments of the present disclosure. -
FIG. 4B is a schematic diagram illustrating circuitry for transferring data from SRAM to DRAM in accordance with a number of embodiments of the present disclosure. -
FIG. 5 is a flow diagram of a method for transferring data from DRAM to SRAM in accordance with a number of embodiments of the present disclosure. - The present disclosure includes methods and apparatuses related to transferring data between DRAM and SRAM. An example method includes activating a first portion of a DRAM, reading data from the first portion of the DRAM, latching the data from the first portion of the DRAM in one or more sense amplifiers, and writing the data from the one or more sense amplifiers to a first portion of a SRAM.
- In some examples, data can be transferred between the DRAM and the SRAM using a DRAM data path. For example, data can be transferred from the first portion of the DRAM to the one or more sense amplifiers via a first data path and the data can be transferred from the one or more sense amplifiers to the first portion of the SRAM via the same first data path. Similarly, data can be transferred from a first portion of the SRAM to the one or more sense amplifiers via the first data path and the data can be transferred from the one or more sense amplifiers to the first portion of the DRAM via the same first data path.
- In a number of embodiments, data can be transferring between the DRAM and the SRAM using DRAM controls. For example, the SRAM can receive a DRAM command and in response data can be written from the one or more sense amplifiers to the first portion of the SRAM. The SRAM can also receive a different DRAM command and in response read the data from the SRAM.
- Using a DRAM data path and/or DRAM controls to transfer data between DRAM and SRAM can reduce the number of data paths and/or circuitry on a memory device, reduce the overall size of the memory device, and/or free up space on the memory device for additional memory resources, processing resources, and/or circuitry.
- As used herein, “a number of” something can refer to one or more of such things. For example, a number of memory devices can refer to one or more memory devices. A “plurality” of something intends two or more. Additionally, designators such as “U”, “V”, “W”, “X”, “Y”, and “Z”, as used herein, particularly with respect to reference numerals in the drawings, indicates that a number of the particular feature so designated can be included with a number of embodiments of the present disclosure.
- The figures herein follow a numbering convention in which the first digit or digits correspond to the drawing figure number and the remaining digits identify an element or component in the drawing. Similar elements or components between different figures may be identified by the use of similar digits. For example,
reference numeral 323 may reference element “23” inFIG. 3A , and a similar element may be referenced as 423 inFIG. 4A . In some instances, a plurality of similar, but functionally and/or structurally distinguishable, elements or components in the same figure or in different figures may be referenced sequentially with the same element number (e.g., 118-1, 118-2, 118-3, 118-4, 118-5, 118-6, 118-7, and 118-X inFIG. 1 ). As will be appreciated, elements shown in the various embodiments herein can be added, exchanged, and/or eliminated so as to provide a number of additional embodiments of the present disclosure. In addition, the proportion and the relative scale of the elements provided in the figures are intended to illustrate various embodiments of the present disclosure and are not to be used in a limiting sense. -
FIG. 1A is a block diagram of a system for writing data between DRAM and SRAM in accordance with a number of embodiments of the present disclosure. Thesystem 100 can be a system in the form of a computer system, for example. Thesystem 100 can include ahost 102 and amemory device 106. - The
host 102 can be coupled to or in communication with thememory device 106. Thehost 102 can include ahost controller 104. Commands can be sent to thememory device 106 from thehost controller 104. For example, thehost controller 104 can send a command to read and/or write data from thememory device 106. - The
memory device 106 can include acontroller 108 and amemory array 110. Thememory array 110 can be volatile memory. For example, thememory array 110 can be DRAM. Thecontroller 108 can include aprocessing resource 112 andcontrol circuitry 113. Theprocessing resource 112 can be coupled to thecontrol circuitry 113. In some examples, theprocessing resource 112 can be a RISC-V processor. Theprocessing resource 112 can include acache 114. Thecache 114 can be SRAM. In some examples, thecache 114 can include two ports and a multiplexer (mux) 116. Themux 116 can allow thecache 114 to switch between the two ports. For example, thecache 114 can be coupled to thehost 102 when a first port is selected by themux 116 and thecache 114 can be coupled to thememory array 110 when a second port is selected by themux 116. -
FIG. 1B is a block diagram of an apparatus for writing data between DRAM and SRAM in accordance with a number of embodiments of the present disclosure. The apparatus can be, for example,memory device 106. The apparatus can includecontroller 108 andmemory array 110, as described inFIG. 1A . - The
memory array 110 can include a number of memory banks 118-1, . . . , 118-X. In some examples the number of memory banks 118-1, . . . , 118-X can be DRAM memory banks. Thecontroller 108 can be coupled to each of the number of memory banks 118-1, . . . , 118-X viadata bus 119. Read and/or write data commands can be sent viadata bus 119 from thecontroller 108 to one or more of the number of memory banks 118-1, . . . , 118-X and one or more of the number of memory banks 118-1, . . . , 118-X can transmit data to thecontroller 108 via thedata bus 119. -
FIG. 2 is a schematic diagram illustrating circuitry for data movement in a memory device in accordance with a number of embodiments of the present disclosure.FIG. 2 shows eight sense amplifiers (e.g.,sense amplifiers FIG. 2 also shows eight compute components (e.g., computecomponents sense amplifier 0 at 220-0) via respective pass gates 226-1 and 226-2 and digit lines 228-1 and 228-2. The pass gates can be connected and can be controlled by an operation selection signal, Pass. For example, an output of the selection logic can be coupled to the gates of the pass gates 226-1 and 226-2 and digit lines 228-1 and 228-2. Corresponding pairs of the sense amplifiers and compute components can contribute to formation of the sensing circuitry indicated at 230-0, 230-1, . . . , 230-7. - Data values present on the pair of complementary digit lines 228-1 and 228-2 can be loaded into the compute component 224-0. For example, when the pass gates 226-1 and 226-2 are enabled, data values on the pair of complementary digit lines 228-1 and 228-2 can be passed from the sense amplifiers to the compute component (e.g., 220-0 to 224-0). The data values on the pair of complementary digit lines 228-1 and 228-2 can be the data value stored in the sense amplifier 220-0 when the sense amplifier is fired.
- A combination of one sense amplifier with one compute component can contribute to the sensing circuitry (e.g., 230-0, 230-1, . . . , 230-7) of a portion of a
DRAM memory subarray 221 coupled to a shared I/O line 222 shared by a number of logic stripes in a data path of the shared I/O lines 222. - The configurations of embodiments illustrated in
FIG. 2 are shown for purposes of clarity and are not limited to these configurations. For instance, the configuration illustrated inFIG. 2 for the sense amplifiers 220-0, 220-1, . . . , 220-7 in combination with the compute components 224-0, 224-1, . . . , 224-7 and the shared I/O line 222 is not limited to half the combination of the sense amplifiers 220-0, 220-1, . . . , 220-7 with the compute components 224-0, 224-1, . . . , 224-7 of the sensing circuitry being formed above the columns 234 of memory cells (not shown) and half being formed below the columns 234 of memory cells. Nor are the number of such combinations of the sense amplifiers with the compute components forming the sensing circuitry configured to couple to a shared I/O line limited to eight. In addition, the configuration of the shared I/O line 222 is not limited to being split into two for separately coupling each of the two sets of complementary digit lines 228-1 and 228-2, nor is the positioning of the shared I/O line 222 limited to being in the middle of the combination of the sense amplifiers and the compute components forming the sensing circuitry (e.g., rather than being at either end of the combination of the sense amplifiers and the compute components). - The circuitry illustrated in
FIG. 2 also shows column select circuitry 236-1 and 236-2 that is configured to implement data movement operations with respect to particular columns 234 of asubarray 221, the complementary digit lines 228-1 and 228-2 associated therewith, and the shared I/O line 222 (e.g., as directed by thecontroller 108 shown inFIGS. 1A-1B ). For example, column select circuitry 236-1 hasselect lines column 2,column 4, andcolumn 6. Column select circuitry 236-2 hasselect lines column 1,column 3,column 5, andcolumn 7. The column select circuitry 236 described in connection withFIG. 2 can, in various embodiments, represent at least a portion of the functionality embodied by and contained in multiplexers, e.g., an eight (8) way multiplexer, sixteen (16) way multiplexer, etc. - Controller (e.g.,
controller 108 inFIGS. 1A and 1B ) can be coupled to column select circuitry 236 to control select lines (e.g., select line 0) to access data values stored in the sense amplifiers, compute components, and/or present on the pair of complementary digit lines (e.g., 228-1 and 228-2 when selection transistors 238-1 and 238-2 are activated via signals from select line 0). Activating the selection transistors 238-1 and 238-2 (e.g., as directed by the controller 108) enables coupling of sense amplifier 220-0, compute component 224-0, and/or complementary digit lines 228-1 and 228-2 of column 0 (234-0) to move data values ondigit line 0 anddigit line 0* to shared I/O line 222. For example, the moved data values may be data values from aparticular row 240 stored (cached) in sense amplifier 220-0 and/or compute component 224-0. Data values from each ofcolumns 0 through 7 can similarly be selected bycontroller 108 activating the appropriate selection transistors. - Moreover, enabling (e.g., activating) the selection transistors (e.g., selection transistors 238-1 and 238-2) can enable a particular sense amplifier and/or compute component (e.g., 220-0 and/or 224-0, respectively) to be coupled with a shared I/
O line 222 such that data values stored by an amplifier and/or compute component can be moved to (e.g., placed on and/or transferred to) the shared I/O line 222. In some embodiments, one column at a time is selected (e.g., column 234-0) to be coupled to a particular shared I/O line 222 to move (e.g., copy, transfer, and/or transport) the stored data values. The shared I/O line 222 can be part of the data path (e.g.,data path 323 inFIG. 3B anddata path 423 inFIG. 4B ) that transfers data between DRAM in SRAM. In the example configuration ofFIG. 2 , the shared I/O line 222 is illustrated as a shared, differential I/O line pair (e.g., shared I/O line and shared I/O line*). Hence, selection of column 0 (234-0) could yield two data values (e.g., two bits with values of 0 and/or 1) from a row (e.g., row 240) and/or as stored in the sense amplifier and/or compute component associated with complementary digit lines 228-1 and 228-2. These data values could be input in parallel to each shared, differential I/O pair (e.g., shared I/O and shared I/O*) of the shared differential I/O line 222. -
FIG. 3A is a timing diagram illustrating writing data from DRAM to SRAM in accordance with a number of embodiments of the present disclosure. The DRAM can execute a number of commands including activating rows and/orbanks 341, readingdata 342, writingdata 343, selecting a row 344, selecting a column 345, and selecting aBank 346. The SRAM can also execute a number of commands including selecting arow 380, selecting acolumn 381, readingdata 382, and writingdata 383. - The process of transferring data from DRAM to SRAM can start at time 348-0 and the data can be transferred via data line (e.g., data path) 347. The time can be tracked by clock cycles 384. At time 348-1, a target bank and/or row of DRAM can be activated. A first column of data can be read from the row of DRAM at time 348-2. At time 348-3, the first column of data from the row of DRAM can be transferred to a target row in SRAM. A second column of data can be read from the row of DRAM at time 348-4. At time 348-5, the second column of data from the row of DRAM can be transferred to the target row in SRAM. A third column of data can be read from the row of DRAM at 348-6. At time 348-7, the third column of data from the row of DRAM can be transferred to the target row of SRAM. A fourth column of data can be read from the row of DRAM at 348-8. At time 348-9, the fourth column of data from the row of DRAM can be transferred to the target row of SRAM.
-
FIG. 3B is a schematic diagram illustrating circuitry for transferring data from DRAM to SRAM in accordance with a number of embodiments of the present disclosure. TheFIG. 3B schematic diagram can include amemory array 310 coupled to acache 314 via data line (e.g., data path) 323. For ease of explanation and illustration ofFIG. 3B , thememory array 310 can beDRAM 310 and thecache 314 can beSRAM 314. The data path for transferring data between DRAM and SRAM can include digit lines that transfer data from memory cells at intersections of rows and columns to sense amplifiers 306-0, . . . , 306-Y. The data path for transferring data between DRAM and SRAM can includedata line 323 that can be coupled to sense amplifiers sense amplifiers 306-0, . . . , 306-Y.Data line 323 can also be coupled to a shared I/O line (e.g., shared I/O line 222) to transfer data between DRAM and SRAM. The data path can also includedata line 323 can be coupled to and/or be part ofdata line 347.Data lines data liens - The
DRAM 310 can include a number of rows 340-0, . . . , 340-W and a number of columns 334-0, . . . , 334-Z and theSRAM 314 can include a number of rows 350-0, . . . , 350-U and a number of columns 354-0, . . . , 354-V. TheDRAM 310 can also include a number of sense amplifiers 306-0, . . . , 306-Y. Memory cells can be located at the intersections of rows 340-0, . . . , 340-W and columns 334-0, . . . , 334-Z and at the intersections of rows 350-0, . . . , 350-U and columns 354-0, . . . , 354-V. - To transfer data from the
DRAM 310 to theSRAM 314, one of the number of rows 340-0, . . . , 340-W ofDRAM 310 can be activated, data from a memory cell coupled to one of the number of columns 334-0, . . . , 334-Z inDRAM 310 can be read and latched in one of the number of sense amplifiers 306-0, . . . , 306-Y, one of the number of rows 350-0, . . . , 350-U inSRAM 314 can be selected, and the data can be transferred to one of the number of columns 354-0, . . . , 354-V inSRAM 314. For example, row 340-0 can be activated, data from column 334-0 can be read and latched in sense amplifier 306-0, the data can be transmitted to the SRAM viadata line 323, row 350-0 can be selected, and the data can be transferred to column 354-0 in theSRAM 314. Once a row is activated, data can be transferred column by column by activating columns one by one. Transferring the data can include transferring data to and/or from a memory cell coupled to the activated row and column, and repeating the process by activating additional columns of the activated row (e.g., activating and transferring data to and/or from a first column, then a second column, then a third column, etc.). -
FIG. 4A is a timing diagram illustrating transferring data from SRAM to DRAM in accordance with a number of embodiments of the present disclosure. As described inFIG. 3A , the DRAM can execute a number of commands including activating rows and/orbanks 441, readingdata 442, writingdata 443, selecting a row 444, selecting a column 445, and selecting aBank 446. The SRAM can also execute a number of commands including selecting arow 480, selecting acolumn 481, readingdata 482, and writingdata 483. - The process of transferring data from SRAM to DRAM can start at time 360-0 and the data can be transferred via data line (e.g., data path) 447. The time can be tracked by clock cycles 484. At time 460-1, a target bank and/or row of DRAM can be activated. A first column of data can be read from SRAM at time 460-2. At time 460-3, the first column of data from the SRAM can be transferred to the activated row in DRAM. A second column of data can be read from the SRAM at time 460-4. At time 460-5, the second column of data from SRAM can be transferred to the activated row in DRAM. A third column of data can be read from SRAM at 460-6. At time 460-7, the third column of data from the SRAM can be transferred to the activated row of DRAM. A fourth column of data can be read from SRAM at 460-8. At time 460-9, the fourth column of data from SRAM can be transferred to the activated row of DRAM.
-
FIG. 4B is a schematic diagram illustrating circuitry for transferring data from SRAM to DRAM in accordance with a number of embodiments of the present disclosure. TheFIG. 4B schematic diagram can include amemory array 410 coupled to acache 414 via data line (e.g., data path) 423. For ease of explanation and illustration ofFIG. 4B , thememory array 410 can beDRAM 410 and thecache 414 can beSRAM 414. - The
DRAM 410 can include a number of rows 440-0, . . . , 440-W and a number of columns 434-0, . . . , 434-Z and theSRAM 414 can include a number of rows 450-0, . . . , 450-U and a number of columns 454-0, . . . , 454-V. TheDRAM 410 can also include a number of sense amplifiers 406-0, . . . , 406-Y. Memory cells can be located at the intersections of rows 440-0, . . . , 440-W and columns 434-0, . . . , 434-Z and at the intersections of rows 450-0, . . . , 450-U and columns 454-0, . . . , 454-V. - To transfer data from the
SRAM 414 to theDRAM 410, one of the number ofrows 440, . . . , 440-W ofDRAM 410 can be activated, one of the number of rows 450-0, . . . , 450-U can be selected, data from one of the number of columns 454-0, . . . , 454-V inSRAM 414 can be read and latched in one of the number of sense amplifiers 406-0, . . . , 406-Y, and the data can be transferred to one of the number of columns 434-0, . . . , 434-Z in theDRAM 410. For example, row 440-0 can be activated, row 450-1 can be selected, data from column 454-0 can be read, transmitted to theDRAM 410 viadata line 423, and latched in sense amplifier 406-2, and the data can be transferred to column 434-2 in theDRAM 410. The data path for transferring data between DRAM and SRAM can include digit lines that transfer data from sense amplifiers 406-0, . . . , 406-Y to memory cells at intersections of rows and columns. The data path for transferring data between DRAM and SRAM can includedata line 423 that can be coupled to sense amplifiers sense amplifiers 406-0, . . . , 406-Y via DRAM interface.Data line 423 can also be coupled to a shared I/O line (e.g., shared I/O line 222) to transfer data between DRAM and SRAM. The data path can also includedata line 423 can be coupled to and/or be part ofdata line 447.Data lines data lines - Once a row is activated, data can be transferred column by column by activating columns one by one. Transferring the data can include transferring data to and/or from a memory cell coupled to the activated row and column, and repeating the process by activating additional columns of the activated row (e.g., activating and transferring data to and/or from a first column, then a second column, then a third column, etc.).
-
FIG. 5 is a flow diagram of a method for transferring data from DRAM to SRAM in accordance with a number of embodiments of the present disclosure. - At
block 570, the method can include activating a first portion of a dynamic random access memory (DRAM). Activating the first portion of the DRAM can include activating a bank in the DRAM and/or a row in the DRAM. - At
block 572, the method can include reading data from the first portion of the DRAM. The data can be read from the first portion of the DRAM in response to the DRAM receiving a command. - At
block 574, the method can include latching the data from the first portion of the DRAM in a first sense amplifier of one or more sense amplifiers. A data bus can couple the DRAM and the one or more sense amplifiers. - At
block 576, the method can include transferring the data from the first sense amplifier to a first portion of a static random access memory (SRAM). The data bus can couple the one or more sense amplifiers and the SRAM. transferring the data from the one or more sense amplifiers to the first portion of the SRAM can include writing the data to a row of the SRAM. The SRAM can transfer the data from the one or more sense amplifiers to the first portion of the SRAM in response to receiving a DRAM command. The DRAM command can be from a DRAM controller. In some examples, the DRAM command can be converted to a SRAM command. The converted DRAM command can be executed to read and/or write data column by column on an activated row of the SRAM. - Although specific embodiments have been illustrated and described herein, those of ordinary skill in the art will appreciate that an arrangement calculated to achieve the same results can be substituted for the specific embodiments shown. This disclosure is intended to cover adaptations or variations of one or more embodiments of the present disclosure. It is to be understood that the above description has been made in an illustrative fashion, and not a restrictive one. Combination of the above embodiments, and other embodiments not specifically described herein will be apparent to those of skill in the art upon reviewing the above description. The scope of the one or more embodiments of the present disclosure includes other applications in which the above structures and methods are used. Therefore, the scope of one or more embodiments of the present disclosure should be determined with reference to the appended claims, along with the full range of equivalents to which such claims are entitled.
- In the foregoing Detailed Description, some features are grouped together in a single embodiment for the purpose of streamlining the disclosure. This method of disclosure is not to be interpreted as reflecting an intention that the disclosed embodiments of the present disclosure have to use more features than are expressly recited in each claim. Rather, as the following claims reflect, inventive subject matter lies in less than all features of a single disclosed embodiment. Thus, the following claims are hereby incorporated into the Detailed Description, with each claim standing on its own as a separate embodiment.
Claims (27)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/124,697 US11380372B1 (en) | 2020-12-17 | 2020-12-17 | Transferring data between DRAM and SRAM |
CN202111550511.7A CN114649020A (en) | 2020-12-17 | 2021-12-17 | Transferring data between DRAM and SRAM |
US17/855,212 US11837315B2 (en) | 2020-12-17 | 2022-06-30 | Transferring data between DRAM and SRAM |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/124,697 US11380372B1 (en) | 2020-12-17 | 2020-12-17 | Transferring data between DRAM and SRAM |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/855,212 Continuation US11837315B2 (en) | 2020-12-17 | 2022-06-30 | Transferring data between DRAM and SRAM |
Publications (2)
Publication Number | Publication Date |
---|---|
US20220199127A1 true US20220199127A1 (en) | 2022-06-23 |
US11380372B1 US11380372B1 (en) | 2022-07-05 |
Family
ID=81992269
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/124,697 Active US11380372B1 (en) | 2020-12-17 | 2020-12-17 | Transferring data between DRAM and SRAM |
US17/855,212 Active US11837315B2 (en) | 2020-12-17 | 2022-06-30 | Transferring data between DRAM and SRAM |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/855,212 Active US11837315B2 (en) | 2020-12-17 | 2022-06-30 | Transferring data between DRAM and SRAM |
Country Status (2)
Country | Link |
---|---|
US (2) | US11380372B1 (en) |
CN (1) | CN114649020A (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11380372B1 (en) * | 2020-12-17 | 2022-07-05 | Micron Technology, Inc. | Transferring data between DRAM and SRAM |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4731758A (en) * | 1985-06-21 | 1988-03-15 | Advanced Micro Devices, Inc. | Dual array memory with inter-array bi-directional data transfer |
US5544121A (en) * | 1991-04-18 | 1996-08-06 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device |
US5603009A (en) * | 1990-12-25 | 1997-02-11 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device including a data transfer circuit for transferring data between a DRAM and an SRAM |
US5680363A (en) * | 1992-09-17 | 1997-10-21 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory capable of transferring data at a high speed between an SRAM and a DRAM array |
US5777942A (en) * | 1992-11-06 | 1998-07-07 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device including dynamic type memory and static type memory formed on the common chip and an operating method thereof |
US5946262A (en) * | 1997-03-07 | 1999-08-31 | Mitsubishi Semiconductor America, Inc. | RAM having multiple ports sharing common memory locations |
US6088760A (en) * | 1997-03-07 | 2000-07-11 | Mitsubishi Semiconductor America, Inc. | Addressing system in a multi-port RAM having main and cache memories |
US6735144B2 (en) * | 1997-09-16 | 2004-05-11 | Nec Corporation | Semiconductor integrated circuit device |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3161383B2 (en) * | 1997-09-16 | 2001-04-25 | 日本電気株式会社 | Semiconductor storage device |
WO2013062874A1 (en) | 2011-10-24 | 2013-05-02 | Rambus Inc. | Dram retention test method for dynamic error correction |
US20140177347A1 (en) | 2012-12-20 | 2014-06-26 | Advanced Micro Devices, Inc. | Inter-row data transfer in memory devices |
WO2016126474A1 (en) * | 2015-02-06 | 2016-08-11 | Micron Technology, Inc. | Apparatuses and methods for parallel writing to multiple memory device locations |
US10387299B2 (en) * | 2016-07-20 | 2019-08-20 | Micron Technology, Inc. | Apparatuses and methods for transferring data |
US10671427B2 (en) | 2017-06-22 | 2020-06-02 | Board Of Supervisors Of Louisiana State University And Agricultural And Mechanical College | Snapshot isolation in graphical processing unit hardware transactional memory |
US20200210188A1 (en) | 2018-12-27 | 2020-07-02 | Intel Corporation | Systems and methods for performing matrix row- and column-wise permute instructions |
US11380372B1 (en) * | 2020-12-17 | 2022-07-05 | Micron Technology, Inc. | Transferring data between DRAM and SRAM |
-
2020
- 2020-12-17 US US17/124,697 patent/US11380372B1/en active Active
-
2021
- 2021-12-17 CN CN202111550511.7A patent/CN114649020A/en not_active Withdrawn
-
2022
- 2022-06-30 US US17/855,212 patent/US11837315B2/en active Active
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4731758A (en) * | 1985-06-21 | 1988-03-15 | Advanced Micro Devices, Inc. | Dual array memory with inter-array bi-directional data transfer |
US5603009A (en) * | 1990-12-25 | 1997-02-11 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device including a data transfer circuit for transferring data between a DRAM and an SRAM |
US5544121A (en) * | 1991-04-18 | 1996-08-06 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device |
US5623454A (en) * | 1991-04-18 | 1997-04-22 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device |
US5680363A (en) * | 1992-09-17 | 1997-10-21 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory capable of transferring data at a high speed between an SRAM and a DRAM array |
US5777942A (en) * | 1992-11-06 | 1998-07-07 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device including dynamic type memory and static type memory formed on the common chip and an operating method thereof |
US5946262A (en) * | 1997-03-07 | 1999-08-31 | Mitsubishi Semiconductor America, Inc. | RAM having multiple ports sharing common memory locations |
US6088760A (en) * | 1997-03-07 | 2000-07-11 | Mitsubishi Semiconductor America, Inc. | Addressing system in a multi-port RAM having main and cache memories |
US6735144B2 (en) * | 1997-09-16 | 2004-05-11 | Nec Corporation | Semiconductor integrated circuit device |
Also Published As
Publication number | Publication date |
---|---|
CN114649020A (en) | 2022-06-21 |
US20220335987A1 (en) | 2022-10-20 |
US11837315B2 (en) | 2023-12-05 |
US11380372B1 (en) | 2022-07-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11513713B2 (en) | Apparatuses and methods for partitioned parallel data movement | |
US11755206B2 (en) | Bank to bank data transfer | |
US11513945B2 (en) | Apparatuses and methods for transferring data using a cache | |
US11614877B2 (en) | Apparatuses and methods for data movement | |
US9940990B1 (en) | Data shift apparatuses and methods | |
US10074416B2 (en) | Apparatuses and methods for data movement | |
US11514957B2 (en) | Bank to bank data transfer | |
WO2021041587A1 (en) | Artificial intelligence accelerator | |
US11837315B2 (en) | Transferring data between DRAM and SRAM | |
KR102612698B1 (en) | Apparatus and method for organizing data in a memory device | |
US11341038B2 (en) | Data movement operations in non-volatile memory | |
CN112397115B (en) | Countering digit line coupling in a memory array |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FINKBEINER, TIMOTHY P.;MANNING, TROY A.;LARSEN, TROY D.;AND OTHERS;SIGNING DATES FROM 20201207 TO 20201216;REEL/FRAME:054678/0738 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FINKBEINER, TIMOTHY P.;LARSEN, TROY D.;MANNING, TROY A.;AND OTHERS;SIGNING DATES FROM 20201207 TO 20220324;REEL/FRAME:059390/0796 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |