US20220093531A1 - Package-integrated bistable switch for electrostatic discharge (esd) protection - Google Patents
Package-integrated bistable switch for electrostatic discharge (esd) protection Download PDFInfo
- Publication number
- US20220093531A1 US20220093531A1 US17/544,651 US202117544651A US2022093531A1 US 20220093531 A1 US20220093531 A1 US 20220093531A1 US 202117544651 A US202117544651 A US 202117544651A US 2022093531 A1 US2022093531 A1 US 2022093531A1
- Authority
- US
- United States
- Prior art keywords
- switch
- actuator
- package substrate
- package
- coupled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000000758 substrate Substances 0.000 claims abstract description 120
- 238000004377 microelectronic Methods 0.000 claims abstract description 48
- 239000004020 conductor Substances 0.000 claims abstract description 11
- 230000037361 pathway Effects 0.000 claims description 8
- 230000019491 signal transduction Effects 0.000 claims description 5
- 230000008878 coupling Effects 0.000 abstract description 30
- 238000010168 coupling process Methods 0.000 abstract description 30
- 238000005859 coupling reaction Methods 0.000 abstract description 30
- 238000000034 method Methods 0.000 description 27
- 238000004891 communication Methods 0.000 description 26
- 239000010410 layer Substances 0.000 description 19
- 239000000463 material Substances 0.000 description 17
- 238000012545 processing Methods 0.000 description 11
- 239000003990 capacitor Substances 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 5
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- 239000010949 copper Substances 0.000 description 4
- 239000003989 dielectric material Substances 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- 230000007547 defect Effects 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 239000003822 epoxy resin Substances 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 238000007747 plating Methods 0.000 description 3
- 229920000647 polyepoxide Polymers 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- 238000012546 transfer Methods 0.000 description 3
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 2
- 238000003491 array Methods 0.000 description 2
- 230000000712 assembly Effects 0.000 description 2
- 238000000429 assembly Methods 0.000 description 2
- 238000005452 bending Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 230000000116 mitigating effect Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 239000004332 silver Substances 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- 229910052718 tin Inorganic materials 0.000 description 2
- 239000011135 tin Substances 0.000 description 2
- 239000004642 Polyimide Substances 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 229910010293 ceramic material Inorganic materials 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000005670 electromagnetic radiation Effects 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 238000004146 energy storage Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000005284 excitation Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011256 inorganic filler Substances 0.000 description 1
- 229910003475 inorganic filler Inorganic materials 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 230000007935 neutral effect Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000012536 packaging technology Methods 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 239000002861 polymer material Substances 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 238000001878 scanning electron micrograph Methods 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/60—Protection against electrostatic charges or discharges, e.g. Faraday shields
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01H—ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
- H01H1/00—Contacts
- H01H1/0036—Switches making use of microelectromechanical systems [MEMS]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01H—ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
- H01H49/00—Apparatus or processes specially adapted to the manufacture of relays or parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01H—ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
- H01H61/00—Electrothermal relays
- H01H61/01—Details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4857—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01H—ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
- H01H1/00—Contacts
- H01H1/0036—Switches making use of microelectromechanical systems [MEMS]
- H01H2001/0042—Bistable switches, i.e. having two stable positions requiring only actuating energy for switching between them, e.g. with snap membrane or by permanent magnet
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01H—ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
- H01H1/00—Contacts
- H01H1/0036—Switches making use of microelectromechanical systems [MEMS]
- H01H2001/0078—Switches making use of microelectromechanical systems [MEMS] with parallel movement of the movable contact relative to the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01H—ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
- H01H61/00—Electrothermal relays
- H01H2061/006—Micromechanical thermal relay
- H01H2061/008—Micromechanical actuator with a cold and a hot arm, coupled together at one end
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01H—ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
- H01H2221/00—Actuators
- H01H2221/046—Actuators bistable
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01H—ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
- H01H2221/00—Actuators
- H01H2221/08—Actuators composed of different parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01H—ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
- H01H2239/00—Miscellaneous
- H01H2239/018—Ground conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13139—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
- H01L2224/1751—Function
- H01L2224/17515—Bump connectors having different functions
- H01L2224/17517—Bump connectors having different functions including bump connectors providing primarily mechanical support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15313—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a land array, e.g. LGA
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Geometry (AREA)
- Electromagnetism (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
A switch in a package substrate of a microelectronic package is provided, the switch comprising: an actuator plate; a strike plate; and a connecting element mechanically coupling the actuator plate and the strike plate. The switch is configured to move within a cavity inside the package substrate between an open position and a closed position, a conductive material is coupled to the switch and to a ground via in the package substrate, and the conductive material is configured to move with the switch, such that the switch is conductively coupled to the ground via in the open position and the closed position.
Description
- This Application is a continuation (and claims benefit of priority under 35 U.S.C. § 120) of U.S. application Ser. No. 16/721,603, filed Dec. 19, 2019, entitled “PACKAGE-INTEGRATED BISTABLE SWITCH FOR ELECTROSTATIC DISCHARGE (ESD) PROTECTION.” The disclosure of which is considered part of (and is incorporated by reference in) the disclosure of this application.
- One concern for microelectronic packages is electrostatic discharge (ESD). ESD may refer to a sudden onset of charge transfer (i.e., electron flow) between two objects with different electric potentials. These static voltages may cause partial to full breakdown of an integrated circuit (IC) of the microelectronic package.
-
FIGS. 1 and 2 depict an example microelectronic package with an ESD protection structure with a bistable switch, in accordance with various embodiments. -
FIG. 3 depicts a simplified top-down view of a package substrate with an ESD protection structure that includes a bistable switch in a “closed” configuration, in accordance with various embodiments. -
FIG. 4 depicts the package substrate ofFIG. 3 with the bistable switch in an “open” configuration, in accordance with various embodiments. -
FIG. 5 depicts a simplified cross-sectional view of the package substrate ofFIG. 3 , in accordance with various embodiments. -
FIG. 6 depicts a simplified top-down view of an alternative package substrate with an ESD protection structure that includes a bistable switch in a “closed” configuration, in accordance with various embodiments. -
FIG. 7 depicts the package substrate ofFIG. 6 with the bistable switch in an “open” configuration, in accordance with various embodiments. -
FIG. 8 depicts a simplified cross-sectional view of the package substrate ofFIG. 6 , in accordance with various embodiments. -
FIG. 9 depicts an example technique by which a package substrate with a bistable switch may be manufactured, in accordance with various embodiments. -
FIG. 10 is a side, cross-sectional view of an IC device assembly that may include an ESD protection structure with a bistable switch, in accordance with various embodiments. -
FIG. 11 is a block diagram of an example electrical device that may include an ESD protection structure with a bistable switch, in accordance with various embodiments. - In the following detailed description, reference is made to the accompanying drawings which form a part hereof, wherein like numerals designate like parts throughout, and in which is shown by way of illustration embodiments in which the subject matter of the present disclosure may be practiced. It is to be understood that other embodiments may be utilized and structural or logical changes may be made without departing from the scope of the present disclosure. Therefore, the following detailed description is not to be taken in a limiting sense.
- For the purposes of the present disclosure, the phrase “A or B” means (A), (B), or (A and B). For the purposes of the present disclosure, the phrase “A, B, or C” means (A), (B), (C), (A and B), (A and C), (B and C), or (A, B and C).
- The description may use perspective-based descriptions such as top/bottom, in/out, over/under, and the like. Such descriptions are merely used to facilitate the discussion and are not intended to restrict the application of embodiments described herein to any particular orientation.
- The description may use the phrases “in an embodiment,” or “in embodiments,” which may each refer to one or more of the same or different embodiments. Furthermore, the terms “comprising,” “including,” “having,” and the like, as used with respect to embodiments of the present disclosure, are synonymous.
- The term “coupled with,” along with its derivatives, may be used herein. “Coupled” may mean one or more of the following. “Coupled” may mean that two or more elements are in direct physical or electrical contact. However, “coupled” may also mean that two or more elements indirectly contact each other, but yet still cooperate or interact with each other, and may mean that one or more other elements are coupled or connected between the elements that are said to be coupled with each other. The term “directly coupled” may mean that two or elements are in direct contact.
- In various embodiments, the phrase “a first feature on a second feature,” may mean that the first feature is formed/deposited/disposed/etc. over the feature layer, and at least a part of the first feature may be in direct contact (e.g., direct physical or electrical contact) or indirect contact (e.g., having one or more other features between the first feature and the second feature) with at least a part of the second feature.
- Various operations may be described as multiple discrete operations in turn, in a manner that is most helpful in understanding the claimed subject matter. However, the order of description should not be construed as to imply that these operations are necessarily order dependent.
- Embodiments herein may be described with respect to various Figures. Unless explicitly stated, the dimensions of the Figures are intended to be simplified illustrative examples, rather than depictions of relative dimensions. For example, various lengths/widths/heights of elements in the Figures may not be drawn to scale unless indicated otherwise. Additionally, some schematic illustrations of example structures of various devices and assemblies described herein may be shown with precise right angles and straight lines, but it is to be understood that such schematic illustrations may not reflect real-life process limitations which may cause the features to not look so “ideal” when any of the structures described herein are examined, e.g., using scanning electron microscopy (SEM) images or transmission electron microscope (TEM) images. In such images of real structures, possible processing defects could also be visible, e.g., not-perfectly straight edges of materials, tapered vias or other openings, inadvertent rounding of corners or variations in thicknesses of different material layers, occasional screw, edge, or combination dislocations within the crystalline region, and/or occasional dislocation defects of single atoms or clusters of atoms. There may be other defects not listed here but that are common within the field of device fabrication.
- It will be understood that the term “microelectronic package” may, in other situations, be referred to as a “semiconductor package.” However, the term “microelectronic package” will be used herein for the sake of consistency.
- As noted, ESD may be undesirable in a microelectronic package because it may cause partial to full breakdown of ICs of the microelectronic package, even when the ICs are only exposed to the static voltages for a relatively short period of time. Hence, ESD protection may be viewed as a reliability concern and an important element of any electronic system, especially when IC costs are considered.
- Generally, innovation into ESD protection may be desired to keep up with the ongoing trend of shrinking IC sizes and the increased number of high-speed signal lines or higher operating frequencies. This trend may result in a desire for minimizing the IC area that is dedicated to ESD protection features on-die (such as on-die diodes). It may therefore be desirable to offload some of the ESD protection features from the die and integrate them in the package as an embedded package solution in next-generation packaging technologies.
- Embodiments herein relate to integrating ESD protection features in the package substrate rather than an on-die feature as may be used in legacy microelectronic packages. The ESD protection features may include switches (which may be referred to as microelectromechanical system (MEMS) switches) that move between “on” or “off” positions to either connect or disconnect input/output (I/O)-carrying package features (e.g., traces or plated through holes) from ground, respectively. In some embodiments, the “on” position may be referred to as a “closed” configuration. The “off” position may be referred to as an “open” configuration. The I/O-carrying package features may be referred to as “signal lines.” ESD protection may be enabled when the switch is closed, and disabled when the switch is open. When the switch is open, the microelectronic package may operate as normal, and when the switch is closed then the signal line may shunt to ground as will be described in further detail below.
- Embodiments may provide a number of advantages. For example, embodiments may allow for a reduction in the number of on-die ESD diodes, and offloading of ESD protection features to the package substrate, thereby allowing a reduction in the real estate of the dies, and resulting in the ability to include more dies per wafer. Embodiments may allow a reduction in the capacitive loading and leakage power during normal chip operation (e.g., when the switch is open) compared to those caused by on-die diodes.
- More generally, embodiments relate to integrating a switch such as a MEMS switch in the package substrate to provide ESD protection. The switch may be referred to as a “bistable” switch in that it may have two stable configurations (e.g., open or closed as described above). The switch may include metal traces in the substrate with the dielectric around those traces removed to create a cavity that allows the traces to move. The switch may be anchored to fixed locations (e.g., vias) in the substrate by means of tethers which provide bistability by allowing the switch to move between two positions upon excitation. The anchors (and, thus, the entire switch) may be electrically coupled to ground. When the switch is excited, it may move from one bistable position (e.g., open) to another (e.g., closed, or, vice-versa).
- In the closed position, the switch may contact a set of signal lines, which may be used to transmit signals to a die or on-die devices such as ICs that are desired to be protected from an ESD event, thereby shunting the signal lines to ground. In this closed position, ESD protection may be enabled and any large voltages or electrostatic charges at the exposed signal lines (for example, which the microelectronic package may experience during assembly or handling) may be shunted to ground through the MEMS switch. In the open position, the switch may disconnect from the signal lines. In this position, ESD protection may be disabled, and the signals in the signal lines may be transmitted to the die for processing as desired during normal operation.
-
FIGS. 1 and 2 depict an examplemicroelectronic package 100 with anESD protection structure 145, in accordance with various embodiments. Generally, thepackage 100 may include adie 105 coupled with apackage substrate 110. Thedie 105 may be or include, for example, a processor such as a central processing unit (CPU), general processing unit, a core of a distributed processor, or some other type of processor. Alternatively, thedie 105 may be or include a memory such as a double data rate (DDR) memory, a nonvolatile memory (NVM), a volatile memory, a read-only memory (ROM), or some other type of memory or die. In some embodiments thedie 105 may be or include a radio frequency (RF) chip or RF circuitry that is configured to generate, process, transmit, or receive a wireless signal such as a third generation (3G), a fourth generation (4G), a fifth generation (5G), a Wi-Fi, or some other type of wireless signal. In some embodiments thedie 105 may include one or more passive components such as capacitors, resistors, etc. The various active or passive components may be positioned within, partially within, or on the surface of thedie 105. - The
package substrate 110 may be, for example, considered to be a cored or coreless substrate. Thepackage substrate 110 may include one or more layers of a dielectric material which may be organic or inorganic. Thepackage substrate 110 may further include one or more conductive elements such as vias, pads, traces, microstrips, striplines, etc. The conductive elements may be internal to, or on the surface of, the package substrate. Generally, the conductive elements may allow for the routing of signals through thepackage substrate 110, or between elements that are coupled to thepackage substrate 110. In some embodiments thepackage substrate 110 may be, for example, a printed circuit board (PCB), an interposer, a motherboard, or some other type of substrate. It will be understood that although thepackage substrate 110 is discussed herein as an element of themicroelectronic package 100, in other embodiments thepackage substrate 110 may be considered to be an element separate from themicroelectronic package 100 to which themicroelectronic package 100 is coupled. - The
die 105 may be coupled with thepackage substrate 110 by one ormore interconnects 115. Theinterconnects 115 may be, for example, C4 (controlled collapse chip), or flip-chip, bumps that are formed of a material such as tin, silver, copper, etc. Generally, theinterconnects 115 may physically or communicatively couple the die 105 with thepackage substrate 110. For example, one or more of theinterconnects 115 may physically couple with, and allow electrical signals to pass between, pads of thedie 105 and pads of the package substrate 110 (not shown for the sake of elimination of clutter ofFIGS. 1 and 2 ). In other embodiments, one or more of theinterconnects 115 may physically couple thedie 105 and thepackage substrate 110, but theinterconnects 115 may not communicatively couple thedie 105 and thepackage substrate 110. - The
microelectronic package 100 may further include a plurality of interconnects such asinterconnects interconnects interconnects 120/125 may be elements of a ball grid array (BGA), pin grid array (PGA), land grid array (LGA), etc. Theinterconnects 120/125 may communicatively or physically couple themicroelectronic package 100 to another element of an electronic device such as a PCB, a motherboard, an interposer, etc. - More specifically, the
interconnect 120 may communicatively couple themicroelectronic package 100 with a voltage input. The voltage input may be, for example, a power source, a communicative pathway (e.g., a signal line or a power line), or some other element of an electronic device of which themicroelectronic package 100 is a part. Specifically, the voltage input may provide anelectrical signal 130 with an input voltage. Theinterconnect 125 may communicatively couple themicroelectronic package 100 with a ground. The ground may be, for example, a ground plane of the electronic device or some other ground. - As noted above, the
substrate 110 of themicroelectronic package 100 may include a number of conductive elements such as vias, traces, microstrips, striplines, pads, etc. The conductive elements may form a number of signal/electronic pathways through thesubstrate 110. One such pathway issignal path 135. Thesignal path 135 may allow for theelectrical signal 130 to travel between theinterconnect 120 and thedie 105. Theelectrical signal 130 may be, for example, a data signal, a power signal, or some other type of electrical signal. - The
substrate 110 may further include aground path 140. Theground path 140 may be coupled with theinterconnect 125 and, throughinterconnect 125, to ground. In some embodiments, theground path 140 may be referred to as a “shunt” to ground. - The
ground path 140 and thesignal path 135 may be communicatively coupled by anESD protection structure 145. As can be seen, theESD protection structure 145 may be communicatively located between theground path 140 and thesignal path 135. - The
ESD protection structure 145 may include a bistable switch.FIG. 1 depicts an example embodiment in which the bistable switch may be “open” and so theESD protection structure 145 may be electrically insulative. In this embodiment, theelectrical signal 130 may traverse thesignal path 135 between theinterconnect 120 and thedie 105. However,FIG. 2 depicts an example embodiment in which the bistable switch may be “closed,” and so theESD protection structure 145 may be electrically conductive. In this embodiment, theelectrical signal 130 may traverse thesignal path 135 between theinterconnect 120 and thedie 105. However, theelectrical signal 130 may additionally shunt to ground by way of theground path 140 to interconnect 125. In this manner, the ESD event may be mitigated by shunting at least a part of the excess voltage to theground path 140 rather than delivering the full voltage (which may be at a harmful level) to thedie 105. - It will be understood that the above-described
FIGS. 1 and 2 are intended as examples, and other embodiments may vary with respect to number of elements, specific configurations, etc. For example, it will be understood that thesignal path 135 and theground path 140 are highly simplified examples, and other embodiments may include additional conductive elements such as pads, traces, etc. Similarly, the relative sizes, shapes, or number of the paths, the dies, the interconnects, etc. may be different in other embodiments. For example, some embodiments may have additional dies 105,additional interconnects 115/120/125,additional signal paths 135 orground paths 140, additionalESD protection structures 145, etc., or one or more of those elements in a location that is different than the location depicted inFIG. 1 or 2 . Other variations may be present in other embodiments. -
FIGS. 3-5 depict anexample package substrate 310 which may include abistable switch 319 that may provide ESD mitigation. Specifically,FIG. 3 depicts a simplified top-down view of apackage substrate 310 with an ESD protection structure that includes abistable switch 319 in a “closed” configuration, in accordance with various embodiments.FIG. 4 depicts thepackage substrate 310 with thebistable switch 319 in an “open” configuration, in accordance with various embodiments.FIG. 5 depicts a simplified cross-sectional view of thepackage substrate 310, in accordance with various embodiments. Generally,FIG. 5 is a simplified cross-sectional view along line A-A′ ofFIG. 3 .FIGS. 3 and 4 are a simplified top-down view along line B-B′ ofFIG. 5 . InFIG. 5 , a larger view of the overallmicroelectronic package 300 is depicted, which may include adie 305 and aninterconnect 315 which may be respectively similar to, and share one or more characteristics with, die 105 andinterconnect 115. - The
package substrate 310 may be generally similar to, and share one or more characteristics with,package substrate 110. Thepackage substrate 310 may be formed of an organic orinorganic substrate material 303 which may be a dielectric material such as a build-up film or some other material. Thepackage substrate 310 may have acavity 307 in a layer of thesubstrate material 303. Generally, thecavity 307 is depicted inFIGS. 3 and 4 as encompassing a majority of the layer of thepackage substrate 310 in which thecavity 307 is positioned. Additionally, thecavity 307 is depicted inFIG. 5 as having a height that is generally similar to the height of the layer of thepackage substrate 310 in which thecavity 307 is positioned. However, it will be understood that this depiction is for the sake of clear depiction of various elements of thepackage substrate 310, and in other embodiments thecavity 307 may be smaller in one or more dimensions with respect to the overall size of thepackage substrate 310. - A
bistable switch 319 may be positioned in thecavity 307. As described above, thebistable switch 319 may have two positions, an open position and a closed position. InFIGS. 3 and 5 , thebistable switch 319 may be referred to as closed, as described above. InFIG. 4 , thebistable switch 319 may be referred to as open, as described above. Generally, thebistable switch 319 may have anactuator plate 371 and astrike plate 321 as depicted inFIGS. 3 and 4 . In some embodiments, theactuator plate 371 and thestrike plate 321 may be generally separated from one another as depicted, and coupled by a connectingelement 373; in other embodiments theactuator plate 371 and thestrike plate 321 may be coupled together in some other manner. - The
package substrate 310 may include one or more connections to ground such asground vias 323. The ground vias 323 may be an element of a ground path such asground path 140 described above. Specifically, the ground vias 323 may be coupled with ground through, for example, aninterconnect 325 which may be similar to, and share one or more characteristics with,interconnect 125. Although the ground vias 323 are referred to as “vias” herein, in some embodiments the ground vias 323 may include one or more vias, pads, traces, or some other conductive element that provides a pathway to ground. - The ground vias 323 may be coupled with the
switch 319 by ground couples 327. The ground couples 327 may be formed of a conductive material such as copper, gold, etc. In some embodiments the ground couples 327 may be a wire or some other flexible element. In some embodiments the ground couples 327 themselves may be configured to flex or bend when theswitch 319 moves, while in other embodiments the ground couples 327 may be relatively stiff but coupled with theground vias 323, theswitch 319, or both by a flexible joint such as a hinge. - The
package substrate 310 may further include one or more signal traces 329 which may be, for example, a trace, a microstrip, a stripline, or some other conductive element. Thepackage substrate 310 may further include one ormore signal vias 331. The signal vias 331 may be, for example, an element of a signal pathway such assignal path 135. Specifically, thesignal vias 331 may be coupled with an interconnect such asinterconnect 320, and also interconnect 315.Interconnect 320 may be similar to, and share one or more characteristics with,interconnect 120. Specifically, interconnect 320 may be configured to convey data signals between themicroelectronic package 300 and another element of an electronic device of which themicroelectronic package 300 is a part. The signal vias 331 may convey the data signal between theinterconnect 320 and die 305 (by way of interconnects 315). It will be understood that although thesignal vias 331 are depicted inFIG. 5 as a unitary vertical element with respect to thepackage substrate 310, in other embodiments thesignal vias 331 may include a number of vias, traces, pads, microstrips, striplines, or other conductive elements. Generally, the elements marked as signal vias 331 inFIGS. 3 and 4 may, in real-world embodiments, be implemented as conductive pads that are coupled with inter-layer vias. - As noted above, the
switch 319 may include astrike plate 321 which may be a conductive element (e.g., formed of a material such as copper, gold, etc.) that is configured to contact the signal trace(s) 329 when theswitch 319 is in the closed position. As can be seen, the signal trace(s) 329 may be communicatively coupled with the signal via(s) 331 and so, when theswitch 319 is in the closed position, thestrike plate 321 may likewise be communicatively coupled with the signal vias 331 by way of the signal traces 329. Generally, the connectingelement 373 may be or include one or more conductive elements such that the ground couples 327 are communicatively coupled with thestrike plate 321. Therefore, in operation, when theswitch 319 is in the closed position, the switch 319 (and particularly the connectingelement 373 and the strike plate 321) may serve to communicatively couple theground couple 327 with the signal trace(s) 329. As a result, the signal traces 329 may be communicatively coupled with the ground via 323 when theswitch 319 is in the closed position. This may serve to shunt the signal path to ground as described above. - The
package substrate 310 may further include two actuators. The actuators may include acoupling actuator 311 b and adecoupling actuator 311 a (collectively referred to as “actuators 311”). The actuators 311 may be referred to as “electromechanical actuators.” Each of the actuators 311 may include athick arm 313 and athin arm 317 as depicted inFIGS. 3 and 4 . Therespective arms contact 309. When a current is applied to one of the actuators 311 by way of thecontact 309, the actuator may bend towards thethick arm 313 because thearms coupling actuator 311 b is depicted inFIG. 3 as having a current applied to it. Similarly, thedecoupling actuator 311 a is depicted inFIG. 4 as having a current applied to it. The neutral position (e.g., the position in which the actuator may be if no current is being applied) may be as depicted fordecoupling actuator 311 a inFIG. 3 and forcoupling actuator 311 b inFIG. 4 . - As can be seen in
FIG. 3 , thethick arm 313 of thecoupling actuator 311 b may be on the side of thecoupling actuator 311 b that is closer to the signal traces 329. In this situation, application of a current to thecoupling actuator 311 b may cause thecoupling actuator 311 b to bend towards the signal traces 329. The bending of thecoupling actuator 311 b may cause thecoupling actuator 311 b to strike theactuator plate 371 and thereby push theswitch 319 into a closed position as depicted inFIG. 3 . - Similarly, as can be seen in
FIG. 4 , thethick arm 313 of thedecoupling actuator 311 a may be on the side of thedecoupling actuator 311 a that is further from the signal traces 329. In this situation, application of a current to thedecoupling actuator 311 a may cause thedecoupling actuator 311 a to bend away from the signal traces 329. The bending of thedecoupling actuator 311 a may cause thedecoupling actuator 311 a to strike theactuator plate 371 and thereby push theswitch 319 into an open position as depicted inFIG. 4 . - It will be understood that the
actuator plate 371 may be an element of theswitch 319, for example coupled to thestrike plate 321 by way of connectingelement 373. However, theactuator plate 371 may be formed of, or include, an insulative material such as a plastic or some other material. Therefore, current applied to the actuators 311 by way ofcontacts 309 may not be transferred to the signal traces 329 by theswitch 319. However, in other embodiments theswitch 319 may be a unitary element that is formed of a single material. - As noted above, in operation the
package substrate 310 may provide for selective protection against ESD events which may be harmful to the die 305 of themicroelectronic package 300. Specifically, if themicroelectronic package 300 will be in an environment where an ESD event is likely (e.g., shipping or manufacturing), then thecoupling actuator 311 b may be activated to close theswitch 319 prior to themicroelectronic package 300 entering that environment. Therefore, if an ESD event occurs, then the excess voltage may be shunted to ground. When themicroelectronic package 300 exits that environment, then thedecoupling actuator 311 a may be activated to open theswitch 319 so that signals may freely pass to or from thedie 305 without being shunted to ground. - Generally, it will be understood that the embodiment of
FIGS. 3-5 is intended as an example embodiment and other embodiments may vary. For example, the microelectronic package may include more or fewer elements than are depicted. Specifically, additional active or inactive elements such as capacitors, resistors, etc. may be present in various of the signal or ground paths, within thecavity 307, etc. In some embodiments, more or fewer dies, interconnects, signal traces, signal vias, switches, etc. may be present. In some embodiments, a different type of actuator (e.g., a piezo actuator or some other type of actuator) may be used in place of, or in addition to, the depicted electromechanical actuators. In some embodiments, the relative dimensions of various elements along one or more axes may be different than depicted. For example, the relative thickness of thethick arm 313 and thethin arm 317 may be different in other embodiments. In some embodiments the specific shapes of various elements such as the actuators, the switches, the various vias or traces, etc. may be different in other embodiments. Other variations may be present in other embodiments. -
FIGS. 6-8 depict anexample package substrate 610 which may include abistable switch 619 that may provide ESD mitigation. Specifically,FIG. 6 depicts a simplified top-down view of apackage substrate 610 with an ESD protection structure that includes abistable switch 619 in a “closed” configuration, in accordance with various embodiments.FIG. 7 depicts thepackage substrate 610 with thebistable switch 619 in an “open” configuration, in accordance with various embodiments.FIG. 8 depicts a simplified cross-sectional view of thepackage substrate 610, in accordance with various embodiments. Generally,FIG. 8 is a simplified cross-sectional view along line C-C′ ofFIG. 7 .FIGS. 6 and 7 are simplified top-down views of the switch (withFIG. 7 being a top-down view along line D-D′ ofFIG. 8 ). InFIG. 8 , a larger view of the overallmicroelectronic package 600 is depicted, which may include adie 605 and aninterconnect 615 which may be respectively similar to, and share one or more characteristics with, die 305 andinterconnect 315. - The
package substrate 610 may include asubstrate material 603, acavity 607, one or more ground vias 623, one ormore ground couples 627, and one or more signal vias 631 which may be respectively similar to, and share one or more characteristics with,substrate material 303,cavity 307, ground via(s) 323, ground couple(s) 327, and signal via(s) 331. Further, themicroelectronic package 600 may includeinterconnects interconnects package substrate 610 may further include one or more actuators, which may be similar to, and share one or more characteristics with, actuators 311. However, the actuators are not depicted inFIGS. 6-8 for the sake of clarity of the Figure. Similar to thepackage substrate 310, it will be understood that althoughelement 631 is described herein as a “via,” in someembodiments element 631 may be a pad or some other element that is coupled with a via that traverses between layers of thepackage substrate 610. - The
package substrate 610 may further include aswitch 619 which may be similar to, and share one or more characteristics with,switch 319. Specifically, theswitch 619 may include anactuator plate 671 and a connectingelement 673, which may be respectively similar to, and share one or more characteristics with,actuator plate 371 and connectingelement 373. Theswitch 619 may further include astrike plate 621 as may be seen inFIGS. 6 and 7 . Generally, thestrike plate 621 may be similar to, and share one or more characteristics with,strike plate 321 ofpackage substrate 310. Specifically, thestrike plate 621 may be formed of a conductive material that is communicatively coupled with the connectingelement 673. In this way, thestrike plate 621 may be communicatively coupled to ground by way of a communicative coupling to ground vias 623 through theground couple 627. In this embodiment, rather than contacting signal traces, thestrike plate 621 may include one or more throughholes 633 that generally surround thesignal vias 631. The throughholes 633 may have a diameter that is greater than that of thesignal vias 631. When theswitch 619 is in the closed position as shown inFIG. 6 , thestrike plate 621 may communicatively couple with thesignal vias 631, thereby shunting the signal vias 631 to ground. When theswitch 619 is in the open position as shown inFIG. 7 , thestrike plate 621 may be communicatively decoupled from thesignal vias 631, allowing for data signals to traverse between theinterconnect 620 and thedie 605. - Similarly to the embodiments of
FIGS. 3-5 , it will be understood that the embodiment ofFIGS. 6-8 is intended as an example embodiment and other embodiments may vary. For example, the microelectronic package may include more or fewer elements than are depicted. Specifically, additional active or inactive elements such as capacitors, resistors, etc. may be present in various of the signal or ground paths, within thecavity 607, etc. In some embodiments, more or fewer dies, interconnects, signal traces, signal vias, switches, etc. may be present. In some embodiments, the relative dimensions of various elements along one or more axes may be different than depicted. In some embodiments the specific shapes of various elements such as the actuators, the switches, the various vias or traces, etc. may be different in other embodiments. Other variations may be present in other embodiments. -
FIG. 9 depicts an example technique by which a package substrate such aspackage substrates package substrate 310, however it will be understood that the technique may, in whole or in part, with or without modification, be equally applicable to other embodiments of the present disclosure. - The technique may include forming, at 905, in a package substrate, a signal line that is to convey a data signal to or from a die. The package substrate may be similar to
package substrate 310. The die may be similar to die 305. The signal line may be similar to, for example, signal via 331. Formation of the signal line may be accomplished through deposition, plating, or some other technique. - The technique may further include forming, at 910, in the package substrate, a ground line that is coupled with ground. The ground line may be, for example,
ground vias 323. Formation of the ground vias may be accomplished in a manner similar to that described above with respect to the signal line. Specifically, formation of the ground vias may be accomplished through deposition, plating, etc. - The technique may further include positioning, at 915, in the package substrate, a physical switch that is coupled with the ground line. The switch may be, for example,
switch 319. The switch may have a first position that is coupled with the signal line. The first position may be, for example, the closed position as depicted inFIG. 3 . The switch may also have a second position that is decoupled from the signal line. The second position may be, for example, the open position as depicted inFIG. 4 . Positioning of the switch may be accomplished through forming the switch using a technique such as deposition (e.g., by way of plating or some other technique) of the switch and actuator elements, and the formation of a cavity (e.g., by way of etching or some other technique) to allow the switch to move between one position and another upon actuation. In other embodiments, positioning of the switch may include a pick-and-place operation or some other operation where a pre-formed switch (which may include the entire switch, a portion thereof, additional elements such as actuator elements, etc.) may be placed in a cavity in the package substrate. - It will be understood that the example technique of
FIG. 9 is intended as one example, and other embodiments may vary. For example, the specific formation techniques described above may vary in other embodiments. Also, certain elements may be performed in an order different than that depicted inFIG. 9 . As one example,element 910 may be performed prior to, or concurrently with,element 905. Other variations may be present. -
FIG. 10 is a side, cross-sectional view of anIC device assembly 1700 that may include one or more IC packages or other electronic components (e.g., a die) including one or more package substrates with a bistable switch positioned therein, in accordance with any of the embodiments disclosed herein. TheIC device assembly 1700 includes a number of components disposed on a circuit board 1702 (which may be, e.g., a motherboard). TheIC device assembly 1700 includes components disposed on afirst face 1740 of thecircuit board 1702 and an opposingsecond face 1742 of thecircuit board 1702; generally, components may be disposed on one or bothfaces - In some embodiments, the
circuit board 1702 may be a PCB including multiple metal layers separated from one another by layers of dielectric material and interconnected by electrically conductive vias. Any one or more of the metal layers may be formed in a desired circuit pattern to route electrical signals (optionally in conjunction with other metal layers) between the components coupled to thecircuit board 1702. In other embodiments, thecircuit board 1702 may be a non-PCB substrate. - The
IC device assembly 1700 illustrated inFIG. 10 includes a package-on-interposer structure 1736 coupled to thefirst face 1740 of thecircuit board 1702 bycoupling components 1716. Thecoupling components 1716 may electrically and mechanically couple the package-on-interposer structure 1736 to thecircuit board 1702, and may include solder balls (as shown inFIG. 10 ), male and female portions of a socket, an adhesive, an underfill material, and/or any other suitable electrical and/or mechanical coupling structure. - The package-on-
interposer structure 1736 may include anIC package 1720 coupled to a package interposer 1704 (which may be similar to a package substrate such aspackage substrate 310 or some other package substrate) bycoupling components 1718. Thecoupling components 1718 may take any suitable form for the application, such as the forms discussed above with reference to thecoupling components 1716. Although asingle IC package 1720 is shown inFIG. 10 , multiple IC packages may be coupled to thepackage interposer 1704; indeed, additional interposers may be coupled to thepackage interposer 1704. Thepackage interposer 1704 may provide an intervening substrate used to bridge thecircuit board 1702 and theIC package 1720. TheIC package 1720 may be or include, for example, a die, an IC device, or any other suitable component. Generally, thepackage interposer 1704 may spread a connection to a wider pitch or reroute a connection to a different connection. For example, thepackage interposer 1704 may couple the IC package 1720 (e.g., a die) to a set of BGA conductive contacts of thecoupling components 1716 for coupling to thecircuit board 1702. In the embodiment illustrated inFIG. 10 , theIC package 1720 and thecircuit board 1702 are attached to opposing sides of thepackage interposer 1704; in other embodiments, theIC package 1720 and thecircuit board 1702 may be attached to a same side of thepackage interposer 1704. In some embodiments, three or more components may be interconnected by way of thepackage interposer 1704. - In some embodiments, the
package interposer 1704 may be formed as a PCB, including multiple metal layers separated from one another by layers of dielectric material and interconnected by electrically conductive vias. In some embodiments, thepackage interposer 1704 may be formed of an epoxy resin, a fiberglass-reinforced epoxy resin, an epoxy resin with inorganic fillers, a ceramic material, or a polymer material such as polyimide. In some embodiments, thepackage interposer 1704 may be formed of alternate rigid or flexible materials that may include the same materials described above for use in a semiconductor substrate, such as silicon, germanium, and other group III-V and group IV materials. Thepackage interposer 1704 may includemetal lines 1710 and vias 1708, including but not limited to through-silicon vias (TSVs) 1706. Thepackage interposer 1704 may further include embeddeddevices 1714, including both passive and active devices. Such devices may include, but are not limited to, capacitors, decoupling capacitors, resistors, inductors, fuses, diodes, transformers, sensors, electrostatic discharge (ESD) devices, and memory devices. More complex devices such as RF devices, power amplifiers, power management devices, antennas, arrays, sensors, and microelectromechanical systems (MEMS) devices may also be formed on thepackage interposer 1704. The package-on-interposer structure 1736 may take the form of any of the package-on-interposer structures known in the art. In some embodiments, thepackage interposer 1704 may include one or more ESD protection structures that include a bistable switch as described above. - The
IC device assembly 1700 may include anIC package 1724 coupled to thefirst face 1740 of thecircuit board 1702 bycoupling components 1722. Thecoupling components 1722 may take the form of any of the embodiments discussed above with reference to thecoupling components 1716, and theIC package 1724 may take the form of any of the embodiments discussed above with reference to theIC package 1720. - The
IC device assembly 1700 illustrated inFIG. 10 includes a package-on-package structure 1734 coupled to thesecond face 1742 of thecircuit board 1702 bycoupling components 1728. The package-on-package structure 1734 may include anIC package 1726 and anIC package 1732 coupled together by couplingcomponents 1730 such that theIC package 1726 is disposed between thecircuit board 1702 and theIC package 1732. Thecoupling components coupling components 1716 discussed above, and the IC packages 1726 and 1732 may take the form of any of the embodiments of theIC package 1720 discussed above. The package-on-package structure 1734 may be configured in accordance with any of the package-on-package structures known in the art. -
FIG. 11 is a block diagram of an exampleelectrical device 1800 that may include one or more ESD protection structures with a bistable switch, in accordance with any of the embodiments disclosed herein. For example, any suitable ones of the components of theelectrical device 1800 may include one or more of theIC device assemblies 1700, IC packages, IC devices, or dies disclosed herein. A number of components are illustrated inFIG. 11 as included in theelectrical device 1800, but any one or more of these components may be omitted or duplicated, as suitable for the application. In some embodiments, some or all of the components included in theelectrical device 1800 may be attached to one or more motherboards. In some embodiments, some or all of these components are fabricated onto a single system-on-a-chip (SoC) die. - Additionally, in various embodiments, the
electrical device 1800 may not include one or more of the components illustrated inFIG. 11 , but theelectrical device 1800 may include interface circuitry for coupling to the one or more components. For example, theelectrical device 1800 may not include adisplay device 1806, but may include display device interface circuitry (e.g., a connector and driver circuitry) to which adisplay device 1806 may be coupled. In another set of examples, theelectrical device 1800 may not include anaudio input device 1824 or anaudio output device 1808, but may include audio input or output device interface circuitry (e.g., connectors and supporting circuitry) to which anaudio input device 1824 oraudio output device 1808 may be coupled. - The
electrical device 1800 may include a processing device 1802 (e.g., one or more processing devices). As used herein, the term “processing device” or “processor” may refer to any device or portion of a device that processes electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory. Theprocessing device 1802 may include one or more digital signal processors (DSPs), application-specific ICs (ASICs), CPUs, graphics processing units (GPUs), cryptoprocessors (specialized processors that execute cryptographic algorithms within hardware), server processors, or any other suitable processing devices. Theelectrical device 1800 may include amemory 1804, which may itself include one or more memory devices such as volatile memory (e.g., dynamic random-access memory (DRAM)), nonvolatile memory (e.g., ROM), flash memory, solid state memory, and/or a hard drive. In some embodiments, thememory 1804 may include memory that shares a die with theprocessing device 1802. This memory may be used as cache memory and may include embedded dynamic random-access memory (eDRAM) or spin transfer torque magnetic random-access memory (STT-MRAM). - In some embodiments, the
electrical device 1800 may include a communication chip 1812 (e.g., one or more communication chips). For example, thecommunication chip 1812 may be configured for managing wireless communications for the transfer of data to and from theelectrical device 1800. The term “wireless” and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a nonsolid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not. - The
communication chip 1812 may implement any of a number of wireless standards or protocols, including but not limited to Institute for Electrical and Electronic Engineers (IEEE) standards including Wi-Fi (IEEE 802.11 family), IEEE 802.16 standards (e.g., IEEE 802.16-2005 Amendment), Long-Term Evolution (LTE) project along with any amendments, updates, and/or revisions (e.g., advanced LTE project, ultra mobile broadband (UMB) project (also referred to as “3GPP2”), etc.). IEEE 802.16 compatible Broadband Wireless Access (BWA) networks are generally referred to as WiMAX networks, an acronym that stands for Worldwide Interoperability for Microwave Access, which is a certification mark for products that pass conformity and interoperability tests for the IEEE 802.16 standards. Thecommunication chip 1812 may operate in accordance with a Global System for Mobile Communication (GSM), General Packet Radio Service (GPRS), Universal Mobile Telecommunications System (UMTS), High-Speed Packet Access (HSPA), Evolved HSPA (E-HSPA), or LTE network. Thecommunication chip 1812 may operate in accordance with Enhanced Data for GSM Evolution (EDGE), GSM EDGE Radio Access Network (GERAN), Universal Terrestrial Radio Access Network (UTRAN), or Evolved UTRAN (E-UTRAN). Thecommunication chip 1812 may operate in accordance with Code Division Multiple Access (CDMA), Time Division Multiple Access (TDMA), Digital Enhanced Cordless Telecommunications (DECT), Evolution-Data Optimized (EV-DO), and derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond. Thecommunication chip 1812 may operate in accordance with other wireless protocols in other embodiments. Theelectrical device 1800 may include anantenna 1822 to facilitate wireless communications and/or to receive other wireless communications (such as AM or FM radio transmissions). - In some embodiments, the
communication chip 1812 may manage wired communications, such as electrical, optical, or any other suitable communication protocols (e.g., the Ethernet). As noted above, thecommunication chip 1812 may include multiple communication chips. For instance, afirst communication chip 1812 may be dedicated to shorter-range wireless communications such as Wi-Fi or Bluetooth, and asecond communication chip 1812 may be dedicated to longer-range wireless communications such as global positioning system (GPS), EDGE, GPRS, CDMA, WiMAX, LTE, EV-DO, or others. In some embodiments, afirst communication chip 1812 may be dedicated to wireless communications, and asecond communication chip 1812 may be dedicated to wired communications. - The
electrical device 1800 may include battery/power circuitry 1814. The battery/power circuitry 1814 may include one or more energy storage devices (e.g., batteries or capacitors) and/or circuitry for coupling components of theelectrical device 1800 to an energy source separate from the electrical device 1800 (e.g., AC line power). - The
electrical device 1800 may include a display device 1806 (or corresponding interface circuitry, as discussed above). Thedisplay device 1806 may include any visual indicators, such as a heads-up display, a computer monitor, a projector, a touchscreen display, a liquid crystal display (LCD), a light-emitting diode display, or a flat panel display. - The
electrical device 1800 may include an audio output device 1808 (or corresponding interface circuitry, as discussed above). Theaudio output device 1808 may include any device that generates an audible indicator, such as speakers, headsets, or earbuds. - The
electrical device 1800 may include an audio input device 1824 (or corresponding interface circuitry, as discussed above). Theaudio input device 1824 may include any device that generates a signal representative of a sound, such as microphones, microphone arrays, or digital instruments (e.g., instruments having a musical instrument digital interface (MIDI) output). - The
electrical device 1800 may include a GPS device 1818 (or corresponding interface circuitry, as discussed above). TheGPS device 1818 may be in communication with a satellite-based system and may receive a location of theelectrical device 1800, as known in the art. - The
electrical device 1800 may include another output device 1810 (or corresponding interface circuitry, as discussed above). Examples of theother output device 1810 may include an audio codec, a video codec, a printer, a wired or wireless transmitter for providing information to other devices, or an additional storage device. - The
electrical device 1800 may include another input device 1820 (or corresponding interface circuitry, as discussed above). Examples of theother input device 1820 may include an accelerometer, a gyroscope, a compass, an image capture device, a keyboard, a cursor control device such as a mouse, a stylus, a touchpad, a bar code reader, a Quick Response (QR) code reader, any sensor, or a radio frequency identification (RFID) reader. - The
electrical device 1800 may have any desired form factor, such as a handheld or mobile electrical device (e.g., a cell phone, a smart phone, a mobile internet device, a music player, a tablet computer, a laptop computer, a netbook computer, an ultrabook computer, a personal digital assistant (PDA), an ultra mobile personal computer, etc.), a desktop electrical device, a server device or other networked computing component, a printer, a scanner, a monitor, a set-top box, an entertainment control unit, a vehicle control unit, a digital camera, a digital video recorder, or a wearable electrical device. In some embodiments, theelectrical device 1800 may be any other electronic device that processes data. - Example 1 includes a package substrate for use in a microelectronic package, wherein the package substrate comprises: a signal line to carry a data signal to a die of the microelectronic package; a ground line coupled to a ground of the microelectronic package; and a switch that is communicatively coupled with the ground line, wherein the switch has a first position such that the switch is also communicatively coupled with the signal line, and the switch has a second position such that the switch is communicatively separated from the signal line.
- Example 2 includes the package substrate of example 1, wherein the switch is an element of a layer of the package substrate.
- Example 3 includes the package substrate of example 2, wherein the switch is in a cavity of the layer of the package substrate.
- Example 4 includes the package substrate of example 1, wherein the package substrate includes an actuator that is to move the switch between the first position and the second position.
- Example 5 includes the package substrate of example 4, wherein the actuator is an electrothermal actuator.
- Example 6 includes the package substrate of any of examples 1-5, wherein the switch includes a plate that is to couple with the signal line when the switch is in the first position.
- Example 7 includes the package substrate of any of examples 1-5, wherein the switch includes a plate that surrounds the signal line.
- Example 8 includes a microelectronic package comprising: a die; and a package substrate coupled with the die, wherein the package substrate includes: a signal line to carry a data signal between the die and an interconnect of the package substrate; a ground line that is coupled with ground; and a switch that is coupled with the ground line, wherein the switch is operable to selectively couple with the signal line at a first position or decouple from the signal line at a second position.
- Example 9 includes the microelectronic package of example 8, wherein the signal line is a signal line of a plurality of signal lines, and the switch is further operable to selectively couple with the plurality of signal lines at the first position.
- Example 10 includes the microelectronic package of examples 8 or 9, wherein the signal line is a trace.
- Example 11 includes the microelectronic package of example 10, wherein the switch includes a plate that is to couple with the trace when the switch is in the first position.
- Example 12 includes the microelectronic package of examples 8 or 9, wherein the signal line is a via.
- Example 13 includes the microelectronic package of example 12, wherein the switch includes a plate that surrounds the via.
- Example 14 includes a method of forming a package substrate for use in a microelectronic package, wherein the method comprises: forming, in a package substrate, a signal line that is to convey a data signal to or from a die; forming, in a package substrate, a ground line that is coupled with ground; and positioning, in the package substrate, a physical switch that is coupled with the ground line, wherein the switch has a first position that is coupled with the signal line and the switch has a second position that is decoupled from the signal line.
- Example 15 includes the method of example 14, wherein forming the physical switch includes forming a cavity in a layer of the package substrate and positioning the switch within the cavity.
- Example 16 includes the method of example 14, further comprising positioning the physical switch in a layer of the package substrate.
- Example 17 includes the method of example 16, wherein the layer is a same layer in which the signal line is positioned.
- Example 18 includes the method of any of examples 14-17, wherein positioning the switch includes forming the switch around the signal line.
- Example 19 includes the method of any of examples 14-17, further comprising coupling an actuator to the switch, wherein the actuator is to move the switch between the first position and the second position.
- Example 20 includes the method of example 19, wherein the actuator is an electrothermal or electromechanical actuator.
- Various embodiments may include any suitable combination of the above-described embodiments including alternative (or) embodiments of embodiments that are described in conjunctive form (and) above (e.g., the “and” may be “and/or”). Furthermore, some embodiments may include one or more articles of manufacture (e.g., non-transitory computer-readable media) having instructions, stored thereon, that when executed result in actions of any of the above-described embodiments. Moreover, some embodiments may include apparatuses or systems having any suitable means for carrying out the various operations of the above-described embodiments.
- The above description of illustrated embodiments, including what is described in the Abstract, is not intended to be exhaustive or limiting as to the precise forms disclosed. While specific implementations of, and examples for, various embodiments or concepts are described herein for illustrative purposes, various equivalent modifications may be possible, as those skilled in the relevant art will recognize. These modifications may be made in light of the above detailed description, the Abstract, the Figures, or the claims.
Claims (20)
1. A switch in a package substrate of a microelectronic package, the switch comprising:
an actuator plate;
a strike plate; and
a connecting element mechanically coupled to the actuator plate and the strike plate,
wherein:
the switch is configured to move within a cavity inside the package substrate,
a conductive material is coupled to the switch and to a ground via in the package substrate,
the switch is configured to move between an open position and a closed position, and
the conductive material is configured to move with the switch, such that the switch is conductively coupled to the ground via in the open position and the closed position.
2. The switch of claim 1 , wherein the conductive material is coupled to the strike plate.
3. The switch of claim 1 , wherein the conductive material is coupled to the connecting element.
4. The switch of claim 1 , wherein the package substrate comprises at least one conductive pathway coupled to a ground connection, the at least one conductive pathway including the ground via.
5. The switch of claim 1 , wherein the conductive material is flexible such that the conductive material bends when the switch moves from the open position to the closed position.
6. The switch of claim 1 , wherein the conductive material comprises relatively stiff elements coupled to at least one of the switch and the ground via with a flexible joint that enables the switch to be conductively coupled to the ground via in the open position and the closed position.
7. The switch of claim 1 , wherein:
the strike plate is conductively coupled to a signal pathway in the closed position such that the signal pathway is conductively coupled to ground, and
the strike plate is conductively separated from the signal pathway in the open position.
8. The switch of claim 7 , wherein:
the signal pathway comprises a signal via,
the strike plate comprises a through-hole surrounding the signal via, the through-hole having a larger diameter than the signal via,
in the closed position, the strike plate is in conductive contact with the signal via, and
in the open position, the strike plate is not in conductive contact with the signal via.
9. The switch of claim 1 , further comprising a first actuator and a second actuator, wherein:
the first actuator is configured to move the actuator plate such that the switch is in the open position, and
the second actuator is configured to move the actuator plate such that the switch is in the closed position.
10. A package substrate of a microelectronic package, the package substrate comprising:
a cavity in a layer of the package substrate;
a switch configured to move within the cavity between an open position and a closed position;
a first actuator configured to move the switch to the open position; and
a second actuator configured to move the switch to the closed position,
wherein:
the switch is in contact with a ground connection in the open position and the closed position, and
the switch is in contact with a signal connection in the closed position but not in the open position.
11. The package substrate of claim 10 , wherein:
each of the first actuator and the second actuator comprises a first arm and a second arm,
the first arm is thicker than the second arm,
each of the first actuator and the second actuator is configured to bend towards the first arm when current is applied,
the second arm of the first actuator is closer to the signal connection than the first arm of the first actuator, and
the first arm of the second actuator is closer to the signal connection than the second arm of the second actuator.
12. The package substrate of claim 11 , wherein, in the open position:
the first actuator is in contact with the switch,
the second actuator is not in contact with the switch, and
the first actuator is bent away from the signal connection.
13. The package substrate of claim 12 , wherein in the open position, current is configured to flow through the first actuator but not the second actuator.
14. The package substrate of claim 11 , wherein, in the closed position:
the first actuator is not in contact with the switch,
the second actuator is in contact with the switch, and
the second actuator is bent toward from the signal connection.
15. The package substrate of claim 14 , wherein in the closed position, current is configured to flow through the second actuator but not the first actuator.
16. The package substrate of claim 10 , wherein the first actuator and the second actuator are not electrically coupled to the switch.
17. A microelectronic package, comprising:
a die; and
a package substrate coupled to the die on a first side, the package substrate comprising:
a first interconnect on the first side electrically coupled to the die;
a second interconnect on a second side opposite to the first side; and
a switch located in a cavity of the package substrate between the first side and the second side,
wherein:
the switch is electrically coupled to the second interconnect and a ground connection,
the switch is configured to move within the cavity between an open position and a closed position,
in the open position, there is a conductive pathway between the first interconnect and the second interconnect, and
in the closed position, there is a conductive pathway between the second interconnect and the ground connection.
18. The microelectronic package of claim 17 , wherein:
the first interconnect and the second interconnect are coupled to a signal connection, and
in the closed position, the signal connection is conductively coupled to the ground connection.
19. The microelectronic package of claim 17 , wherein the package substrate further comprises an actuator configured to move the switch between the open position and the closed position.
20. The microelectronic package of claim 19 , wherein the actuator is configured to move the switch when a current is applied to the actuator.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/544,651 US20220093531A1 (en) | 2019-12-19 | 2021-12-07 | Package-integrated bistable switch for electrostatic discharge (esd) protection |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/721,603 US11222856B2 (en) | 2019-12-19 | 2019-12-19 | Package-integrated bistable switch for electrostatic discharge (ESD) protection |
US17/544,651 US20220093531A1 (en) | 2019-12-19 | 2021-12-07 | Package-integrated bistable switch for electrostatic discharge (esd) protection |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/721,603 Continuation US11222856B2 (en) | 2019-12-19 | 2019-12-19 | Package-integrated bistable switch for electrostatic discharge (ESD) protection |
Publications (1)
Publication Number | Publication Date |
---|---|
US20220093531A1 true US20220093531A1 (en) | 2022-03-24 |
Family
ID=76441665
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/721,603 Active 2040-04-14 US11222856B2 (en) | 2019-12-19 | 2019-12-19 | Package-integrated bistable switch for electrostatic discharge (ESD) protection |
US17/544,651 Abandoned US20220093531A1 (en) | 2019-12-19 | 2021-12-07 | Package-integrated bistable switch for electrostatic discharge (esd) protection |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/721,603 Active 2040-04-14 US11222856B2 (en) | 2019-12-19 | 2019-12-19 | Package-integrated bistable switch for electrostatic discharge (ESD) protection |
Country Status (1)
Country | Link |
---|---|
US (2) | US11222856B2 (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7622780B2 (en) * | 2006-12-21 | 2009-11-24 | Intel Corporation | Seek-scan probe (SSP) including see-saw scan probe with redundant tip |
US20160020051A1 (en) * | 2013-12-17 | 2016-01-21 | Intel Corporation | Package mems switch and method |
US20170288642A1 (en) * | 2016-04-01 | 2017-10-05 | Intel Corporation | Piezoelectric package-integrated contour mode filter devices |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1642153B1 (en) * | 2003-06-25 | 2009-10-28 | Canon Kabushiki Kaisha | High frequency electrical signal control device and sensing system |
JP4638711B2 (en) * | 2004-10-27 | 2011-02-23 | 株式会社エヌ・ティ・ティ・ドコモ | Resonator |
US9224728B2 (en) * | 2010-02-26 | 2015-12-29 | Littelfuse, Inc. | Embedded protection against spurious electrical events |
US8378766B2 (en) * | 2011-02-03 | 2013-02-19 | National Semiconductor Corporation | MEMS relay and method of forming the MEMS relay |
JP5394451B2 (en) * | 2011-07-26 | 2014-01-22 | 株式会社アドバンテスト | Actuator manufacturing method, switch device, transmission path switching device, and test device |
-
2019
- 2019-12-19 US US16/721,603 patent/US11222856B2/en active Active
-
2021
- 2021-12-07 US US17/544,651 patent/US20220093531A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7622780B2 (en) * | 2006-12-21 | 2009-11-24 | Intel Corporation | Seek-scan probe (SSP) including see-saw scan probe with redundant tip |
US20160020051A1 (en) * | 2013-12-17 | 2016-01-21 | Intel Corporation | Package mems switch and method |
US20170288642A1 (en) * | 2016-04-01 | 2017-10-05 | Intel Corporation | Piezoelectric package-integrated contour mode filter devices |
Also Published As
Publication number | Publication date |
---|---|
US11222856B2 (en) | 2022-01-11 |
US20210193597A1 (en) | 2021-06-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11462480B2 (en) | Microelectronic assemblies having interposers | |
US11641711B2 (en) | Microelectronic package with substrate-integrated components | |
US11784181B2 (en) | Die backend diodes for electrostatic discharge (ESD) protection | |
EP3879322A1 (en) | Active bridge enabled co-packaged photonic transceiver | |
US11688660B2 (en) | Bridge for radio frequency (RF) multi-chip modules | |
US11424239B2 (en) | Diodes for package substrate electrostatic discharge (ESD) protection | |
US20210020537A1 (en) | Integrated heat spreader (ihs) with solder thermal interface material (stim) bleed-out restricting feature | |
US11222856B2 (en) | Package-integrated bistable switch for electrostatic discharge (ESD) protection | |
US11694962B2 (en) | Microelectronic package with mold-integrated components | |
US20210272905A1 (en) | Microelectronic package with substrate cavity for bridge-attach | |
US11348882B2 (en) | Package spark gap structure | |
US20210296241A1 (en) | Microelectronic package with reduced through-substrate routing | |
US20210028084A1 (en) | Variable-thickness integrated heat spreader (ihs) | |
US20210263880A1 (en) | Disaggregated die with input/output (i/o) tiles | |
US11316497B2 (en) | Multi-filter die | |
US20210287979A1 (en) | Interconnect stack with low-k dielectric | |
US11710672B2 (en) | Microelectronic package with underfilled sealant | |
US20210375873A1 (en) | Monolithic memory stack | |
US11901347B2 (en) | Microelectronic package with three-dimensional (3D) monolithic memory die | |
US10998879B2 (en) | Monolithic die with acoustic wave resonators and active circuitry | |
US20230369289A1 (en) | Die stacking package architecture for high-speed input/output with through-dielectric vias |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |