US20220033246A1 - Method to form a rough crystalline surface - Google Patents
Method to form a rough crystalline surface Download PDFInfo
- Publication number
- US20220033246A1 US20220033246A1 US16/942,055 US202016942055A US2022033246A1 US 20220033246 A1 US20220033246 A1 US 20220033246A1 US 202016942055 A US202016942055 A US 202016942055A US 2022033246 A1 US2022033246 A1 US 2022033246A1
- Authority
- US
- United States
- Prior art keywords
- crystalline layer
- mems
- substrate
- micro
- crystalline
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B7/00—Microstructural systems; Auxiliary parts of microstructural devices or systems
- B81B7/0032—Packages or encapsulation
- B81B7/0058—Packages or encapsulation for protecting against damages due to external chemical or mechanical influences, e.g. shocks or vibrations
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B3/00—Devices comprising flexible or deformable elements, e.g. comprising elastic tongues or membranes
- B81B3/0002—Arrangements for avoiding sticking of the flexible or moving parts
- B81B3/001—Structures having a reduced contact area, e.g. with bumps or with a textured surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B7/00—Microstructural systems; Auxiliary parts of microstructural devices or systems
- B81B7/0032—Packages or encapsulation
- B81B7/0035—Packages or encapsulation for maintaining a controlled atmosphere inside of the chamber containing the MEMS
- B81B7/0038—Packages or encapsulation for maintaining a controlled atmosphere inside of the chamber containing the MEMS using materials for controlling the level of pressure, contaminants or moisture inside of the package, e.g. getters
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B7/00—Microstructural systems; Auxiliary parts of microstructural devices or systems
- B81B7/02—Microstructural systems; Auxiliary parts of microstructural devices or systems containing distinct electrical or optical devices of particular relevance for their function, e.g. microelectro-mechanical systems [MEMS]
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
- B81C1/00261—Processes for packaging MEMS devices
- B81C1/00277—Processes for packaging MEMS devices for maintaining a controlled atmosphere inside of the cavity containing the MEMS
- B81C1/00285—Processes for packaging MEMS devices for maintaining a controlled atmosphere inside of the cavity containing the MEMS using materials for controlling the level of pressure, contaminants or moisture inside of the package, e.g. getters
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
- B81C1/00261—Processes for packaging MEMS devices
- B81C1/00333—Aspects relating to packaging of MEMS devices, not covered by groups B81C1/00269 - B81C1/00325
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00436—Shaping materials, i.e. techniques for structuring the substrate or the layers on the substrate
- B81C1/00523—Etching material
- B81C1/00531—Dry etching
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00912—Treatments or methods for avoiding stiction of flexible or moving parts of MEMS
- B81C1/0096—For avoiding stiction when the device is in use, i.e. after manufacture has been completed
- B81C1/00968—Methods for breaking the stiction bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/147—Semiconductor insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B2203/00—Basic microelectromechanical structures
- B81B2203/01—Suspended structures, i.e. structures allowing a movement
- B81B2203/0127—Diaphragms, i.e. structures separating two media that can control the passage from one medium to another; Membranes, i.e. diaphragms with filtering function
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B2203/00—Basic microelectromechanical structures
- B81B2203/03—Static structures
- B81B2203/0315—Cavities
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C2201/00—Manufacture or treatment of microstructural devices or systems
- B81C2201/01—Manufacture or treatment of microstructural devices or systems in or on a substrate
- B81C2201/0101—Shaping material; Structuring the bulk substrate or layers on the substrate; Film patterning
- B81C2201/0111—Bulk micromachining
- B81C2201/0115—Porous silicon
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C2201/00—Manufacture or treatment of microstructural devices or systems
- B81C2201/01—Manufacture or treatment of microstructural devices or systems in or on a substrate
- B81C2201/0101—Shaping material; Structuring the bulk substrate or layers on the substrate; Film patterning
- B81C2201/0128—Processes for removing material
- B81C2201/013—Etching
- B81C2201/0132—Dry etching, i.e. plasma etching, barrel etching, reactive ion etching [RIE], sputter etching or ion milling
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C2201/00—Manufacture or treatment of microstructural devices or systems
- B81C2201/11—Treatments for avoiding stiction of elastic or moving parts of MEMS
- B81C2201/112—Depositing an anti-stiction or passivation coating, e.g. on the elastic or moving parts
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C2203/00—Forming microstructural systems
- B81C2203/01—Packaging MEMS
- B81C2203/0118—Bonding a wafer on the substrate, i.e. where the cap consists of another wafer
Definitions
- MEMS devices have found widespread use in many modern-day electronic devices.
- MEMS accelerometers are commonly found in automobiles (e.g., in airbag deployment systems), tablet computers, smart phones, and so on.
- MEMS devices are electrically connected to application-specific integrated circuits (ASICs) to form a MEMS packages.
- ASICs application-specific integrated circuits
- FIG. 1 illustrates a cross-sectional view of some embodiments of a rough crystalline layer.
- FIGS. 2A and 2B illustrate cross-sectional views of some alternative embodiments of the rough crystalline layer of FIG. 1 .
- FIG. 3 illustrates a cross-sectional view of some embodiments of a microelectromechanical systems (MEMS) package comprising a MEMS motion sensor and a rough crystalline layer.
- MEMS microelectromechanical systems
- FIG. 4 illustrates a top view of some embodiments of the MEMS package of FIG. 3 along line A-A′ in FIG. 3 .
- FIGS. 5A-5C illustrate cross-sectional views of some alternative embodiments of the MEMS package of FIG. 3 in which a location of the rough crystalline layer is varied.
- FIG. 6 illustrates a cross-sectional view of some alternative embodiments of the MEMS package of FIG. 3 in which the MEMS package comprises multiple rough crystalline layers.
- FIGS. 7A-7C illustrate cross-sectional views of some alternative embodiments of the MEMS package of FIG. 6 in which locations of the rough crystalline layers are varied.
- FIG. 8 illustrates a cross-sectional view of some alternative embodiments of the MEMS package of FIG. 3 in which a layout of a MEMS motion sensor is varied.
- FIG. 9 illustrates a cross-sectional view of some embodiments of a MEMS package comprising multiple MEMS motion sensors and a rough crystalline layer.
- FIG. 10 illustrates a cross-sectional view of some embodiments of a MEMS package comprising a MEMS pressure sensor and a rough crystalline layer.
- FIG. 11 illustrates a cross-sectional view of some alternative embodiments of the MEMS package of FIG. 10 in which a location of the rough crystalline layer is varied.
- FIG. 12 illustrates a cross-sectional view of some alternative embodiments of the MEMS package of FIG. 10 in which a MEMS substrate and an integrated circuit (IC) are fusion bonded together.
- IC integrated circuit
- FIGS. 13-15 illustrate a series of cross-sectional views of some embodiments of a method for roughening a crystalline layer.
- FIG. 16 illustrates a block diagram of some embodiments of the method of FIGS. 13-15 .
- FIGS. 17, 18A, 18B, 19, 20A, 20B, and 21-24 illustrate a series of cross-sectional views of some embodiments of a method for forming a MEMS package comprising a MEMS motion sensor and a rough crystalline layer.
- FIG. 25 illustrates a block diagram of some embodiments of the method of FIGS. 17, 18A, 18B, 19, 20A, 20B, and 21-24 .
- first and second features are formed in direct contact
- additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
- present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
- the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
- the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- a microelectromechanical systems (MEMS) device may comprise a moveable structure and a neighboring sensing electrode.
- MEMS device examples include accelerometers, gyroscopes, pressure sensors, and so on.
- the sensing electrode is fixed and capacitively coupled to the moveable structure.
- the moveable structure is moveable within a cavity relative to the sensing electrode.
- the moveable structure moves in response to external stimuli, such as acceleration, gravity, pressure, and so on. Distance variation between the moveable structure and the sensing electrode is detected through the capacitive coupling and transmitted to a measurement circuit for further processing.
- Stiction refers to the tendency of the moveable structure to come into contact with a neighboring surface and “stick” to the neighboring surface. Stiction may, for example, occur during normal operation when the moveable structure moves to such an extreme that it comes in contact with or comes in close proximity to the neighboring surface. Stiction may arise due to van der Waals force and other suitable forces between surfaces. As feature sizes shrink for successive generations of technology, stiction is becoming increasingly important. Stiction reduces the sensitivity of MEMS devices and reduces the lifetime of MEMS devices.
- the present disclosure is directed towards a method to form a rough crystalline layer, which may, for example, be employed to reduce stiction in MEMS devices.
- a crystalline layer is deposited over a substrate.
- a mask material is diffused into the crystalline layer along grain boundaries of the crystalline layer.
- the mask material may, for example, be diffused into the crystalline layer by thermal oxidation and/or some other suitable process.
- the crystalline layer may, for example, be or comprise polycrystalline silicon and/or some other suitable crystalline material, and/or the mask material may, for example, be or comprise oxide and/or some other suitable material.
- An etch with a high selectivity for the crystalline layer relative to the mask material is performed into the crystalline layer.
- Mask material that diffused into the crystalline layer along the grain boundaries defines micro masks that protect underlying portions of the crystalline layer during the etch, such that trenches form in the crystalline layer where unmasked.
- Grains of the crystalline layer have a high degree of variability, such that grain boundaries of the crystalline layer have a high degree of variability. This leads to high degree of variability in the micro masks, which leads to a high degree of variability in the trenches. The high degrees of variability in the micro masks and the trenches, in turn, lead to a high degree of roughness along a surface of the crystalline layer.
- the crystalline layer may be employed to prevent stiction between a moveable structure of a MEMS device and a neighboring surface.
- the crystalline layer may be on the moveable structure with the rough surface facing the neighboring surface. If the moveable structure gets too close to the neighboring surface so the rough and neighboring surfaces come into contact, the contact area is low because of the roughness. Because of the low contact area, van der Waals force and other suitable forces that lead to stiction are low. As such, the likelihood of stiction is low. This may increase the sensitivity and/or lifetime of the MEMS device.
- a cross-sectional view 100 of some embodiments of a crystalline layer 102 at least partially defining a rough surface 104 is provided.
- the rough surface 104 may, for example, find application for, among other things, reducing stiction in MEMS devices.
- the crystalline layer 102 overlies a substrate 106 , and the rough surface 104 is on an opposite side of the crystalline layer 102 as the substrate 106 .
- the substrate 106 may, for example, be a bulk substrate of monocrystalline silicon or some other suitable type of substrate.
- the crystalline layer 102 comprises a plurality of grains 102 g that define grain boundaries 102 gb.
- the crystalline layer 102 may, for example, be or comprise polycrystalline silicon (e.g., polysilicon) and/or some other suitable type of crystalline material.
- the crystalline layer 102 is polycrystalline, such that the grains 102 g have varying sizes, shapes, orientations, or any combination of the foregoing throughout the crystalline layer 102 . In some embodiments, such variation is random.
- Micro masks 108 extend into the crystalline layer 102 , along the grain boundaries 102 gb, from the rough surface 104 .
- the micro masks 108 are a different material than the crystalline layer 102 and may, for example, be or comprise silicon oxide, silicon nitride, some other suitable material(s), or any combination of the foregoing.
- the micro masks 108 are an oxide of the crystalline layer 102 .
- the micro masks 108 may be silicon oxide.
- the micro masks 108 extend or branch out along the grain boundaries 102 gb.
- these extensions or branches have a thickness T m that is about 10-200 angstroms, about 10-100 angstroms, about 100-200 angstroms, or some other suitable value.
- the micro masks 108 have cross-sectional profiles that vary across the rough surface 104 .
- a micro mask may have a cross-sectional profile different than that of a neighboring micro mask.
- the rough surface 104 may, for example, be formed by: 1) diffusing a mask material into the crystalline layer 102 along the grain boundaries 102 gb to form the micro masks 108 ; and 2) performing an etch having a high selectivity for the crystalline layer 102 relative to the micro masks 108 into the crystalline layer 102 .
- the micro masks 108 protect underlying portions of the crystalline layer 102 , and the etch forms trenches 110 at portions of the crystalline layer 102 that are unprotected. Further, the etch exposes portions of the micro masks 108 that were previously buried in the crystalline layer 102 .
- the grains 102 g have a high degree of variability, such that the grain boundaries 102 gb have a high degree of variability. This leads to a high degree of variability in the micro masks 108 . Because the etch exposes portions of the micro masks 108 , and because the micro masks 108 have a high degree of variability, the rough surface 104 takes on this high degree of variability at the micro masks 108 . Because the micro masks 108 have a high degree of variability and serve as a mask while forming the trenches 110 , the trenches 110 also have a high degree of variability and the rough surface 104 takes on this high degree of variability at the trenches 110 . The high degrees of variability at the trenches 110 and at the micro masks 108 , in turn, lead to a high degree of roughness along the rough surface 104 .
- the rough surface 104 has a sword-like surface profile, but other suitable surface profiles are amenable. Further, in some embodiments, the rough surface 104 has an arithmetic average roughness Ra that is high.
- a high arithmetic average roughness may, for example, be greater than about 5 nanometers, about 10 nanometers, about 50 nanometers, or some other suitable value. Further, a high arithmetic average roughness may, for example, be about 5-10 nanometers, about 10-50 nanometers, or some other suitable value.
- the arithmetic average roughness Ra may, for example, be the arithmetic average of the absolute values of the profile height deviations from the mean line.
- Roughness of the rough surface 104 may, for example, be measured using atomic force microscopy (AFM) or some other suitable process. Because of the arithmetic average roughness Ra is high, the rough surface 104 may be employed to reduce stiction in MEMS devices as hereafter described. If the arithmetic average roughness Ra was low (e.g., less than about 5 nanometers or some other suitable value), the rough surface 104 may minimally improve stiction in MEMS devices.
- AFM atomic force microscopy
- the grains 102 g have individual widths W g , individual heights H g , and individual depths (not shown). Note that the individual depths extend into and out of the page and are hence not visible within the cross-sectional view 100 of FIG. 1 .
- the individual widths W g , the individual heights H g , the individual depths, or any combination of the foregoing may, for example, be about 5-100 nanometers, about 5-50 nanometers, about 50-100 nanometers, about 50-200 nanometers, or some other suitable value.
- the trenches 110 have individual widths W t and individual heights H t .
- the individual widths W t may, for example, be about 50-200 nanometers, about 50-125 nanometers, about 125-200 nanometers, or some other suitable value.
- the individual heights H t may, for example, be about 204 nanometers, about 150-250 nanometers, about 150-200 nanometers, about 200-250 nanometers, about 26-300 nanometers, or some other suitable value.
- the trenches 110 have individual ratios of the width to height (e.g., W t /H t ) that are about 1.2-0.14, about 0.14-0.67, about 0.67-1.2, or some other suitable value.
- widths of the ratios are measured at tops of the trenches 110 . In some embodiments, these ratios lead to the rough surface 104 having the above-mentioned sword-like surface profile and/or other suitable surface profiles.
- the individual heights H t of the trenches 110 vary across the rough surface 104 .
- a trench may have a height greater than that of a neighboring trench.
- the trenches 110 have varying widths across the rough surface 104 .
- a trench may have a width greater than a width of a neighboring trench.
- the widths may, for example, be at tops of the trenches 110 , height-wise centers of the trenches 110 , or other suitable locations.
- the trenches 110 have varying cross-sectional profiles across the rough surface 104 .
- a trench may have a cross-sectional profile that differs from that of a neighboring trench.
- cross-sectional views 200 A, 200 B of some alternative embodiments of the crystalline layer 102 of FIG. 1 is provided is provided.
- the grains 102 g are more rectilinear and sizes, shapes, and orientations of the grains 102 g vary. In some embodiments, such variation is random.
- the micro masks 108 have been removed and micro cavities 202 remain in place of the micro masks 108 . This may further increase the roughness of the rough surface 104 .
- the micro cavities 202 are in direct fluid communication with an atmosphere surrounding the crystalline layer 102 .
- a cross-sectional view 300 of some embodiments of a MEMS package comprising a MEMS motion sensor 302 and a crystalline layer 102 at least partially defining a rough surface 104 is provided.
- the MEMS motion sensor 302 may, for example, be a gyroscope or some other suitable type of MEMS motion sensor.
- the MEMS motion sensor 302 comprises a moveable structure 304 defined by a MEMS substrate 306 .
- the moveable structure 304 underlies and is capacitively coupled with a sensing electrode 308 .
- the sensing electrode 308 is schematically shown in phantom and may, for example, have a different form and/or location (e.g., a location outside the cross-sectional view 300 of FIG. 3 ).
- the moveable structure 304 is moveable within a cavity 310 , relative to the sensing electrode 308 , and moves in response to external stimuli.
- the external stimuli may, for example, be gravity or some other suitable external stimuli.
- Distance variation between the moveable structure 304 and the sensing electrode 308 is detected through the capacitive coupling and processed by a measurement circuit.
- movement of the moveable structure 304 is measured without capacitive coupling and hence without the sensing electrode 308 .
- a piezoelectric layer (not shown) may wholly or partially define the moveable structure 304 and may deform in response to movement of the moveable structure 304 from the external stimuli. This deformation may cause the piezoelectric layer to produce an electric current that may be sensed to measure the movement of the moveable structure 304 .
- the crystalline layer 102 is on the moveable structure 304 and, as noted above, at least partially defines the rough surface 104 .
- the rough surface 104 faces a neighboring surface 312 in the cavity 310 , which is defined by a bump structure 314 and corresponds to a top surface of the cavity 310 .
- the bump structure 314 may, for example, absorb gases within the cavity 310 to control a pressure within the cavity 310 and/or may, for example, provide some other suitable function.
- the crystalline layer 102 and the rough surface 104 may, for example, be as illustrated and described at any one of FIGS. 1, 2A, and 2B .
- the micro cavities 202 are in direct fluid communication with an atmosphere of the cavity 310 .
- the likelihood of stiction between the moveable structure 304 and the neighboring surface 312 is low. For example, if the moveable structure 304 gets too close to the neighboring surface 312 and the rough and neighboring surfaces 104 , 312 come into contact, the contact area is low because of the roughness. Because of the low contact area, van der Waals force and other suitable forces that lead to stiction are low. As such, the likelihood of stiction is low. This may increase the sensitivity and/or lifetime of the MEMS motion sensor 302 .
- the cavity 310 is defined between a cap substrate 316 and an integrated circuit (IC) 318 .
- the cap substrate 316 underlies the MEMS substrate 306 and is fusion bonded to the MEMS substrate 306 through an inter-substrate dielectric layer 320 .
- the inter-substrate dielectric layer 320 may, for example, be or comprise silicon oxide and/or some other suitable dielectric(s).
- the MEMS substrate 306 may, for example, be a bulk substrate of monocrystalline silicon or some other suitable type of substrate, and/or the cap substrate 316 may, for example, be a bulk substrate of monocrystalline silicon or some other suitable type of substrate.
- the IC 318 overlies the MEMS substrate 306 and may, for example, be an application-specific IC (ASIC), a complementary metal-oxide-semiconductor (CMOS) IC, some other suitable type of IC, or any combination of the foregoing. Further, the IC 318 is eutectically bonded to the MEMS substrate 306 at a standoff 306 s of the MEMS substrate 306 . An IC-side eutectic bond structure 322 is on the IC 318 . A MEMS-side eutectic bond structure 324 is on the standoff 306 s and is eutectically bonds with the IC-side eutectic bond structure 322 .
- ASIC application-specific IC
- CMOS complementary metal-oxide-semiconductor
- the IC-side eutectic bond structure 322 may, for example, be or comprise aluminum copper and/or some other suitable metal
- the MEMS-side eutectic bond structure 324 may, for example, be or comprise germanium and/or some other suitable metal.
- the IC 318 comprises a device substrate 326 , an interconnect dielectric layer 328 , and a plurality of semiconductor devices 330 .
- the interconnect dielectric layer 328 underlies the device substrate 326 between the device and MEMS substrates 326 , 306 , and the semiconductor devices 330 are in the device substrate 326 between the interconnect dielectric layer 328 and the device substrate 326 .
- the device substrate 326 may, for example, be a bulk substrate of monocrystalline silicon or some other suitable type of substrate.
- the interconnect dielectric layer 328 may, for example, be or comprise silicon oxide and/or some other suitable dielectric(s).
- the semiconductor devices 330 may, for example, be metal-oxide-semiconductor field-effect transistors (MOSFETs) and/or some other suitable type of semiconductor devices.
- MOSFETs metal-oxide-semiconductor field-effect transistors
- the interconnect dielectric layer 328 accommodates a plurality of wires 332 and a plurality of vias 334 .
- the wires 332 and the vias 334 are alternatingly stacked to define conductive paths leading from the semiconductor devices 330 and may, for example, define an electrical interconnect structure.
- the wires 332 and the vias 334 define a conductive path leading to the sensing electrode 308 and/or define a conductive path leading to the IC-side eutectic bond structure 322 .
- the wires 332 and the vias 334 may, for example, be or comprise metal and/or some other suitable conductive material(s).
- a top view 400 of some embodiments of the MEMS package of FIG. 3 along line A-A′ in FIG. 3 is provided.
- the standoff 306 s of the MEMS substrate 306 extends in a closed path around the cavity 310 .
- the IC-side eutectic bond structure 322 (shown in phantom) and the MEMS-side eutectic bond structure 324 (shown in phantom) extend in closed paths around the cavity 310 .
- the standoff 306 s, the IC-side eutectic bond structure 322 , and the MEMS-side eutectic bond structure 324 have a square ring-shaped layout, but other suitable layouts that extend in closed paths are amenable.
- cross-sectional views 500 A- 500 C of some alternative embodiments of the MEMS package of FIG. 3 are provided in which the location of the crystalline layer 102 is varied.
- the crystalline layer 102 is localized to a center of the cavity 310 and is in place of the bump structure 314 (see, e.g., FIG. 3 ). Further, the rough surface 104 faces the moveable structure 304 and is fixed relative to the moveable structure 304 .
- the crystalline layer 102 is localized to a center of the cavity 310 and underlies the moveable structure 304 on the inter-substrate dielectric layer 320 . Further, the rough surface 104 faces the moveable structure 304 and is fixed relative to the moveable structure 304 .
- the crystalline layer 102 is on an underside of the moveable structure 304 . Further, the rough surface 104 faces the inter-substrate dielectric layer 320 and is moveable with the moveable structure 304 .
- a cross-sectional view 600 of some alternative embodiments of the MEMS package of FIG. 3 is provided in which the MEMS package comprises multiple crystalline layers at least partially defining rough surfaces 104 .
- a first crystalline layer 102 a overlies the MEMS substrate 306 on an upper side of the MEMS substrate 306 . Further, a rough surface 104 of the first crystalline layer 102 a faces the bump structure 314 and is moveable with the moveable structure 304 .
- a second crystalline layer 102 b is localized to a center of the cavity 310 and underlies the moveable structure 304 on the inter-substrate dielectric layer 320 . Further, a rough surface 104 of the second crystalline layer 102 b faces the moveable structure 304 and is fixed relative to the moveable structure 304 .
- the first and second crystalline layers 102 a, 102 b respectively reduce stiction at a top and a bottom of the cavity 310 .
- the first and second crystalline layers 102 a, 102 b are respectively as the crystalline layer 102 is illustrated and described at any one or combination of FIGS. 1, 2A, and 2B .
- the first and second crystalline layers 102 a, 102 b correspond to different embodiments of the crystalline layer 102 in FIGS. 1, 2A, and 2B .
- the first crystalline layer 102 a may be as the crystalline layer 102 of FIG. 1
- the second crystalline layer 102 b may be as the crystalline layer 102 of FIG. 2B , or vice versa.
- cross-sectional views 700 A- 700 C of some alternative embodiments of the MEMS package of FIG. 6 are provided in which locations of the first and second crystalline layers 102 a, 102 b are varied.
- the first crystalline layer 102 a is localized to a center of the cavity 310 and is in place of the bump structure 314 (see, e.g., FIG. 6 ). Further, the rough surface 104 of the first crystalline layer 102 a faces the moveable structure 304 and is fixed relative to the moveable structure 304 .
- the second crystalline layer 102 b is on an underside of the moveable structure 304 . Further, the rough surface 104 of the second crystalline layer 102 b faces the inter-substrate dielectric layer 320 and is moveable with the moveable structure 304 .
- the first crystalline layer 102 a is localized to a center of the cavity 310 and is in place of the bump structure 314 (see, e.g., FIG. 6 ) as in FIG. 7A .
- the second crystalline layer 102 b is on an underside of the moveable structure 304 as in FIG. 7B .
- a cross-sectional view 800 of some alternative embodiments of the MEMS package of FIG. 3 is provided in which a layout of the MEMS motion sensor 302 is varied.
- the moveable structure 304 of the MEMS motion sensor 302 may have a larger mass at a center of the cavity 310 .
- Other suitable layouts are, however, amenable.
- the bump structure 314 (see, e.g., FIG. 3 ) is omitted.
- a cross-sectional view 900 of some embodiments of a MEMS package comprising a first MEMS motion sensor 302 a, a second MEMS motion sensor 302 b, and a crystalline layer 102 at least partially defining a rough surface 104 is provided.
- the first MEMS motion sensor 302 a may, for example, be an accelerometer or some other suitable type of motion sensor
- the second MEMS motion sensor 302 b may, for example, be a gyroscope or some other suitable type of motion sensor.
- the first and second MEMS motion sensors 302 a, 302 b comprise corresponding moveable structures 304 defined by a MEMS substrate 306 .
- the moveable structures 304 are moveable within corresponding cavities 310 and move in response to external stimuli.
- the external stimuli may, for example, be gravity, acceleration, or some other suitable external stimuli. Movement of the moveable structures 304 may, for example, be measured by capacitance coupling, piezoelectric deformation, or some other suitable phenomenon.
- the crystalline layer 102 is on an underside of the MEMS substrate 306 and lines the moveable structures 304 . Further, as noted above, the crystalline layer 102 at least partially defines a rough surface 104 to prevent stiction with neighboring surfaces. The roughness reduces the contact area between the rough surface 104 and the neighboring surfaces if the rough surface 104 were to come into contact with the neighboring surfaces. This reduces van der Waals force and other suitable forces that lead to stiction and hence reduces the likelihood of stiction.
- the crystalline layer 102 and the rough surface 104 may, for example, be as illustrated and described at any one of FIGS. 1, 2A, 2B .
- the cavities 310 are defined between a cap substrate 316 and an IC 318 .
- the cap substrate 316 overlies the MEMS substrate 306 and is fusion bonded to the MEMS substrate 306 through an inter-substrate dielectric layer 320 .
- the IC 318 underlies the MEMS substrate 306 and is eutectically bonded to the MEMS substrate 306 at a standoff 306 s of the MEMS substrate 306 .
- An IC-side eutectic bond structure 322 is on the IC 318 .
- a MEMS-side eutectic bond structure 324 is on the standoff 306 s and is eutectically bonds with the IC-side eutectic bond structure 322 .
- the IC 318 may, for example, be described at FIG. 3 .
- a cross-sectional view 1000 of some embodiments of a MEMS package comprising a MEMS pressure sensor 1002 and a crystalline layer 102 at least partially defining a rough surface 104 is provided.
- the MEMS pressure sensor 1002 comprises a moveable structure 304 defined by a MEMS substrate 306 .
- the moveable structure 304 is a flexible membrane that overlies and is capacitively coupled with a sensing electrode 308 (schematically shown in phantom). Further, the moveable structure 304 is moveable within a cavity 310 , relative to the sensing electrode 308 , and moves in response to changes with an ambient pressure. For example, the cavity 310 may be hermetically sealed with a cavity pressure and the moveable structure 304 may deform as the ambient pressure changes relative to the cavity pressure. Distance variation between the moveable structure 304 and the sensing electrode 308 is then detected through the capacitive coupling and processed by a measurement circuit. In alternative embodiments, movement of the moveable structure 304 is measured without capacitive coupling and hence without the sensing electrode 308 . For example, the movement may be measured using piezoelectric material.
- the crystalline layer 102 is on an underside of the moveable structure 304 and at least partially defines the rough surface 104 to prevent stiction with neighboring surfaces that the rough surface 104 faces.
- the crystalline layer 102 and the rough surface 104 may, for example, be as illustrated and described at any one of FIGS. 1, 2A, 2B .
- the cavity 310 is defined between the MEMS substrate 306 and an IC 318 .
- the IC 318 underlies the MEMS substrate 306 and is eutectically bonded to the MEMS substrate 306 at a standoff 306 s of the MEMS substrate 306 .
- An IC-side eutectic bond structure 322 is on the IC 318 .
- a MEMS-side eutectic bond structure 324 is on the standoff 306 s.
- the IC 318 may, for example, be described at FIG. 3 .
- a cross-sectional view 1100 of some alternative embodiments of the MEMS package of FIG. 10 is provided in which a location of the crystalline layer 102 is varied.
- the crystalline layer 102 is on the IC 318 .
- the rough surface 104 faces the moveable structure 304 and is fixed relative to the moveable structure 304 .
- a cross-sectional view 1200 of some alternative embodiments of the MEMS package of FIG. 10 is provided in which the MEMS substrate 306 and the IC 318 are fusion bonded together.
- the standoff 306 s of the MEMS substrate 306 , the IC-side eutectic bond structure 322 , and the MEMS-side eutectic bond structure 324 are omitted.
- the crystalline layer 102 is localized to the cavity 310 . While the crystalline layer 102 is on the moveable structure 304 , the crystalline layer 102 may alternatively be on the IC 318 as illustrated in FIG. 11 .
- FIGS. 13-15 a series of cross-sectional views 1300 - 1500 of some embodiments of a method for roughening a crystalline layer 102 is provided.
- the method illustrates formation of the crystalline layer 102 according to the embodiments of FIG. 1 but may be employed to form the crystalline layer 102 according to the embodiments of FIG. 2A , according to the embodiments of FIG. 2B , or according to some other suitable embodiments.
- a crystalline layer 102 is deposited over a substrate 106 .
- the crystalline layer 102 has a plurality of grains 102 g. While the grains 102 g are illustrated according to the embodiments in FIG. 1 , the grains 102 g may alternatively be according to the embodiments of FIG. 2A , FIG. 2B , or some other suitable embodiments.
- the grains 102 g have individual widths W g , individual heights H g , and individual depths (not shown). Note that the individual depths extend into and out of the page and are hence not visible within the cross-sectional view 1300 of FIG. 13 .
- the individual widths W g , the individual heights H g , the individual depths, or any combination of the foregoing may, for example, be about 5-100 nanometers, about 5-50 nanometers, about 50-100 nanometers, about 50-200 nanometers, or some other suitable value.
- the crystalline layer 102 may, for example, be or comprise polysilicon and/or some other suitable crystalline material.
- the crystalline layer 102 is deposited with a thickness T c that is about 500-50000 angstroms, about 500-5000 angstroms, about 5000-25000 angstroms, about 25000-50000 angstroms, or some other suitable value. If the thickness T c is too small (e.g., less than about 500 angstroms or some other suitable value), a subsequently performed etch may extend into and damage the substrate 106 . If the thickness T c is too large (e.g., greater than about 50000 angstroms or some other suitable value), deposition of the crystalline layer 102 may be excessive and throughput during bulk manufacture may be substantially reduced.
- a thickness T c that is about 500-50000 angstroms, about 500-5000 angstroms, about 5000-25000 angstroms, about 25000-50000 angstroms, or some other suitable value. If the thickness T c is too small (e.g., less than about 500 angstroms or some other suitable value), a subsequently performed etch may extend
- the crystalline layer 102 may, for example, be deposited by low-pressure chemical-vapor deposition (LPCVD) or some other suitable deposition process.
- LPCVD low-pressure chemical-vapor deposition
- LPCVD may, for example, be performed at about 500-550 degrees Celsius and/or some other suitable temperature(s).
- the temperature(s) at which the crystalline layer 102 is deposited vary sizes of the grains 102 g. For example, high temperatures may lead to smaller grains whereas lower temperatures may lead to larger grains.
- a mask material 1402 is diffused into the crystalline layer 102 along the grain boundaries 102 gb.
- the mask material 1402 defines micro masks 108 embedded in the crystalline layer 102 along the grain boundaries 102 gb. As seen hereafter, the micro masks 108 are used hereafter for roughening the crystalline layer 102 .
- the mask material 1402 may, for example, be or comprise silicon oxide, silicon nitride, some other suitable material(s), or any combination of the foregoing.
- the mask material 1402 is has a thickness T m that is about 10-1000 nanometers, about 10-500 nanometers, about 500-1000 nanometers, or some other suitable value after the diffusing. If the thickness T m is too small (e.g., less than about 10 nanometers or some other suitable value), a uniformity of the mask material 1402 may be poor and the etch hereafter performed for roughening my yield non-uniform roughening. For example, different portions of the crystalline layer 102 may have different degrees of roughening. If the thickness T m is too large (e.g., greater than about 1000 nanometers or some other suitable value), the etch hereafter performed for roughening may take an excessive amount of time to complete and throughput during bulk manufacture may be substantially reduced.
- T m is about 10-1000 nanometers, about 10-500 nanometers, about 500-1000 nanometers, or some other suitable value after the diffusing. If the thickness T m is too small (e.g., less than about 10 nanometers or some other suitable value
- the mask material 1402 is deposited by thermal oxidation.
- the mask material 1402 is deposited by some other suitable process.
- Thermal oxidation may, for example, be performed by exposing the crystalline layer 102 to oxygen (e.g., O 2 ) gas at elevated temperatures of about 800-1200 degrees Celsius, about 800-1000 degrees Celsius, or 1000-1200 degrees Celsius.
- oxygen e.g., O 2
- Other suitable gases comprising oxygen and/or other suitable temperatures are, however, amenable.
- the elevated temperatures may, for example, enable oxygen to penetrate into the crystalline layer 102 and to form the mask material 1402 along the grain boundaries 102 gb.
- thermal oxidation is performed at temperatures that are too low (e.g., less than about 800 degrees Celsius or some other suitable temperature) or too high (e.g., greater than about 1200 degrees Celsius or some other suitable temperature), oxygen may fail to penetrate into the crystalline layer 102 and hence the mask material 1402 may fail to form buried in the crystalline layer 102 along the grain boundaries 102 gb.
- an etch is performed into the mask material 1402 and the crystalline layer 102 to form trenches 110 and a rough surface 104 .
- the depth of the trenches 110 may be increased and hence roughness of the rough surface 104 may be increased.
- the depth of the trenches 110 may be decreased and hence the roughness may be decreased.
- the etch employs an etchant having a high selectivity for crystalline layer 102 relative to the mask material 1402 , such that the etch rate for the crystalline layer 102 is high relative to the etch rate for the mask material 1402 . Because of the high etch rate, the etch slowly etches back a bulk of the mask material 1402 until the crystalline layer 102 is exposed. At this point, the micro masks 108 persist because the micro masks 108 formed buried in the crystalline layer 102 along the grain boundaries 102 gb. As the etch proceeds, the etch slowly etches into the micro masks 108 while quickly etching into the crystalline layer 102 where unprotected by the micro masks 108 . As a result, the trenches 110 form where unprotected by the micro masks 108 and at least some of the micro masks 108 persist to completion of the etch.
- the grains 102 g have a high degree of variability, such that the grain boundaries 102 gb have a high degree of variability. This leads to high degree of variability in the micro masks 108 . Because the etch exposes portions of the micro masks 108 , and because the micro masks 108 have a high degree of variability, the rough surface 104 takes on this high degree of variability at the micro masks 108 . Further, because the micro masks 108 have a high degree of variability and serve as a mask while forming the trenches 110 , the trenches 110 have a high degree of variability and the rough surface 104 takes on this high degree of variability at the trenches 110 . The high degrees of variability at the trenches 110 and at the micro masks 108 , in turn, lead to a high degree of roughness along the rough surface 104 .
- the high etch rate for the crystalline layer 102 may, for example, be about 5-20 times, about 5-10 times, or about 10-20 time greater than that for the mask material 1402 .
- Other suitable multiples are, however, amenable. If the multiple is too low (e.g., less than about 5 or some other suitable value), the micro masks 108 may provide little protection to underlying portions of the crystalline layer 102 and the roughening may be minimal. If the multiple is too high (e.g., greater than about 20 or some other suitable value), the etch may take a long time to etch back the bulk of the mask material 1402 . As such, the etch may take a long time to complete and throughput during bulk manufacture may be substantially reduced.
- the etch may, for example, be performed by dry plasma etching or some other suitable type of etching.
- the etch is anisotropic.
- the etch employs an etch gas being or comprising chlorine gas (e.g., Cl 2 ), a flow rate of about 10-100 standard cubic centimeters per minute (SCCM), a pressure of about 10-100 millitorr, or any combination of the foregoing.
- chlorine gas e.g., Cl 2
- SCCM standard cubic centimeters per minute
- Other etch gases, flow rates, and pressures are, however, amenable.
- Dry plasma etching using chlorine gas as above may be used in some, but not all, embodiments in which the crystalline layer 102 is polysilicon and the micro masks 108 are silicon oxide.
- FIGS. 13-15 are described with reference to various embodiments of a method, it will be appreciated that the structures shown in FIGS. 13-15 are not limited to the method but rather may stand alone separate of the method. While FIGS. 13-15 are described as a series of acts, it will be appreciated that the order of the acts may be altered in other embodiments. While FIGS. 13-15 illustrate and describe as a specific set of acts, some acts that are illustrated and/or described may be omitted in other embodiments. Further, acts that are not illustrated and/or described may be included in other embodiments.
- the micro masks 108 may be removed after the etch as illustrated at FIG. 2B .
- the removal may, for example, be performed by an etching process or some other suitable removal process.
- FIG. 16 a block diagram 1600 of some embodiments of the method of FIGS. 13-15 is provided.
- a crystalline layer is deposited over a substrate. See, for example, FIG. 13 .
- a mask material is diffused into the crystalline layer along grain boundaries of the crystalline layer to form micro masks buried in the crystalline layer along the grain boundaries. See, for example, FIG. 14 .
- an etch is performed into the oxide layer and the crystalline layer using an etchant having a high selectivity for the crystalline layer relative to the mask material, wherein the etch forms trenches in the crystalline layer where unmasked by the micro masks and roughens the crystalline layer. See, for example, FIG. 15 .
- block diagram 1600 of FIG. 16 is illustrated and described herein as a series of acts or events, it will be appreciated that the illustrated ordering of such acts or events is not to be interpreted in a limiting sense. For example, some acts may occur in different orders and/or concurrently with other acts or events apart from those illustrated and/or described herein. Further, not all illustrated acts may be required to implement one or more aspects or embodiments of the description herein, and one or more of the acts depicted herein may be carried out in one or more separate acts and/or phases.
- a series of cross-sectional views 1700 , 1800 A, 1800 B, 1900 , 2000 A, 2000 B, and 2100 - 2400 of some embodiments of a method for forming a MEMS package comprising a MEMS motion sensor and a rough crystalline layer is provided.
- the method illustrates formation of the MEMS package according to the embodiments of FIG. 3 but may, for example, be employed to form the MEMS package according to other suitable embodiments.
- a cap substrate 316 is patterned to form a recess 1702 on an upper side of the cap substrate 316 . Further, an inter-substrate dielectric layer 320 is deposited covering the upper side of the cap substrate 316 and lining the recess 1702 .
- the patterning may, for example, be performed by and/or using a photolithography/etching process and/or some other suitable process.
- an under side of a MEMS substrate 306 is bonded to the cap substrate 316 through the inter-substrate dielectric layer 320 .
- the bonding hermetically seals the recess 1702 .
- the bonding may, for example, be performed by fusion bonding and/or some other suitable bonding process.
- the MEMS substrate 306 is patterned to form a standoff 306 s protruding upward on an upper side of the MEMS substrate 306 .
- the standoff 306 s may, for example, have a square ring-shaped layout as in FIG. 4 or some other suitable layout.
- the patterning may, for example, be performed by and/or using a photolithography/etching process and/or some other suitable process.
- FIGS. 18A and 18B a crystalline layer 102 is deposited covering the upper side of the MEMS substrate 306 as described with regard to FIG. 13 .
- FIG. 18B provides an enlarged cross-sectional view 1800 B of some embodiments of the crystalline layer 102 within box B of FIG. 18A .
- FIG. 18A , FIG. 18B , and subsequent figures do not show crystalline grains and grain boundaries for ease of illustration.
- FIGS. 1, 2A, 2B, 13-15 provide non-limiting examples.
- a mask material 1402 is diffused into the crystalline layer 102 along grain boundaries (not shown; see, for example, FIG. 14 ) of the crystalline layer 102 as described with regard to FIG. 14 .
- the mask material 1402 that diffused into the crystalline layer 102 defines micro masks (not shown; see, for example, FIG. 14 ). Note that FIG. 19 and subsequent figures do not show micro masks for ease of illustration. FIGS. 1, 2A, 14, and 15 provide non-limiting examples.
- FIG. 20B provides an enlarged cross-sectional view 2000 B of some embodiments of the crystalline layer 102 within box C of FIG. 20A .
- FIGS. 20A and 20B do not show grains, grain boundaries, and micro masks for ease of illustration, but FIGS. 1, 2A, and 2B provide non-limiting examples. In alternative embodiments, any one of FIGS. 1, 2A, and 2B is taken within box C.
- a MEMS-side eutectic bond structure 324 is formed overlying the standoff 306 s on the crystalline layer 102 .
- the MEMS-side eutectic bond structure 324 may, for example, have a square ring-shaped layout as in FIG. 4 or some other suitable layout.
- a process for forming the MEMS-side eutectic bond structure 324 may comprise depositing a eutectic bond layer and patterning the eutectic bond layer into the MEMS-side eutectic bond structure 324 by a photolithography/etching process. Other suitable processes are, however, amenable.
- the MEMS substrate 306 is patterned to open the recess 1702 in the cap substrate 316 and to form a moveable structure 304 overlying the recess 1702 .
- the moveable structure 304 may, for example, be formed by a photolithography/etching process or some other suitable process.
- an IC 318 is formed or otherwise provided.
- the IC 318 comprises a device substrate 326 , an interconnect dielectric layer 328 , and a plurality of semiconductor devices 330 .
- the interconnect dielectric layer 328 overlies the device substrate 326 , and the semiconductor devices 330 are in the device substrate 326 between the interconnect dielectric layer 328 and the device substrate 326 .
- the interconnect dielectric layer 328 accommodates a plurality of wires 332 and a plurality of vias 334 .
- the wires 332 and the vias 334 are alternatingly stacked to define conductive paths leading from the semiconductor devices 330 and may, for example, define an electrical interconnect structure.
- An IC-side eutectic bond structure 322 , a sensing electrode 308 , and bump structure 314 are on an opposite side of the interconnect dielectric layer 328 as the device substrate 326 .
- the sensing electrode 308 is schematically shown in phantom and may, for example, have a different form and/or location.
- the IC-side eutectic bond structure 322 facilitates eutectic bonding to the MEMS substrate 306 (see, e.g., FIG. 22 ), and the sensing electrode facilitates sensing of movement by the moveable structure 304 (see, e.g., FIG. 22 ).
- the IC-side eutectic bond structure 322 may, for example, have a square ring-shaped layout as in FIG. 4 or some other suitable layout.
- the bump structure 314 may, for example, absorb gases within a cavity hereafter formed and/or may, for example, provide some other suitable function.
- the wires 332 and the vias 334 define a conductive path leading to the sensing electrode 308 and/or define a conductive path leading to the IC-side eutectic bond structure 322 .
- the IC 318 is flipped vertically and eutectically bonded to the MEMS substrate 306 at an interface between the IC-side eutectic bond structure 322 and the MEMS-side eutectic bond structure 324 .
- some other suitable bonding process is performed.
- the eutectic bonding defines a cavity 310 between the IC 318 and the cap substrate 316 and, in some embodiments, the cavity 310 is hermetically sealed.
- the moveable structure 304 is moveable within the cavity 310 in response to gravity, acceleration, or some other suitable stimuli.
- a top surface of the moveable structure 304 is roughened, the likelihood of stiction between the top surface of the moveable structure 304 and a top surface of the cavity 310 is reduced.
- the roughness reduces the contact area between the top surface of the moveable structure 304 and the top surface of the cavity 310 if the top surfaces come into contact.
- van der Waals force and other suitable forces that lead to stiction are reduced and hence the likelihood of stiction is reduced.
- the reduced likelihood of stiction may, in turn, increase the sensitivity and/or lifetime of the MEMS package.
- FIGS. 17, 18A, 18B, 19, 20A, 20B, and 21-24 are described with reference to various embodiments of a method, it will be appreciated that the structures shown in FIGS. 17, 18A, 18B, 19, 20A, 20B, and 21-24 are not limited to the method but rather may stand alone separate of the method. While FIGS. 17, 18A, 18B, 19, 20A, 20B, and 21-24 are described as a series of acts, it will be appreciated that the order of the acts may be altered in other embodiments. While FIGS. 17, 18A, 18B, 19, 20A, 20B, and 21-24 illustrate and describe as a specific set of acts, some acts that are illustrated and/or described may be omitted in other embodiments. Further, acts that are not illustrated and/or described may be included in other embodiments.
- FIG. 25 a block diagram 2500 of some embodiments of the method of FIGS. 17, 18A, 18B, 19, 20A, 20B, and 21-24 is provided.
- a cap substrate is bonded to a first side of a MEMS substrate. See, for example, FIG. 17 .
- a second side of the MEMS substrate opposite the first side of the MEMS substrate is patterned to form a ring-shaped standoff in the MEMS substrate. See, for example, FIG. 17 .
- a crystalline layer is deposited on the second side of the MEMS substrate and lining the ring-shaped standoff. See, for example, FIG. 13 and FIGS. 18A and 18B .
- a mask material is diffused into the crystalline layer along grain boundaries of the crystalline layer to form micro masks buried in the crystalline layer along the grain boundaries. See, for example, FIGS. 14 and 19 .
- an etch is performed into the crystalline layer using an etchant having a high selectivity for the crystalline layer relative to the mask material, wherein the etch forms trenches in the crystalline layer where unmasked by the micro masks and roughens the crystalline layer. See, for example, FIG. 15 and FIGS. 20A and 20B .
- the crystalline layer and the MEMS substrate are patterned to define a moveable structure in the MEMS substrate. See, for example, FIG. 22 .
- the MEMS substrate is bonded to an IC through the ring-shaped standoff. See, for example, FIGS. 21, 23, and 24 .
- block diagram 2500 of FIG. 25 is illustrated and described herein as a series of acts or events, it will be appreciated that the illustrated ordering of such acts or events is not to be interpreted in a limiting sense. For example, some acts may occur in different orders and/or concurrently with other acts or events apart from those illustrated and/or described herein. Further, not all illustrated acts may be required to implement one or more aspects or embodiments of the description herein, and one or more of the acts depicted herein may be carried out in one or more separate acts and/or phases.
- the present disclosure provides a semiconductor structure including: a first substrate; a crystalline layer on the first substrate; and a plurality of micro masks diffused into the crystalline layer along grain boundaries of the crystalline layer from a surface of the crystalline layer, wherein the surface has a plurality of trenches separating the micro masks from one another.
- the crystalline layer includes polysilicon, wherein the micro masks include oxide.
- the plurality of trenches includes a first trench and a second trench, wherein the first and second trenches have different cross-sectional profiles.
- the plurality of micro masks includes a first micro mask and a second micro mask, wherein the first and second micro masks have different cross-sectional profiles.
- the first substrate defines a MEMS structure
- the semiconductor structure further includes: a second substrate that is independent of and bonded to the first substrate, wherein the MEMS structure and the crystalline layer are moveable together relative to the second substrate within a cavity between the MEMS structure and the second substrate.
- the crystalline layer overlies the MEMS structure
- the semiconductor structure further includes: a second crystalline layer that underlies the MEMS structure; and a plurality of second micro masks diffused into the second crystalline layer along grain boundaries of the second crystalline layer from a surface of the second crystalline layer, wherein the surface of the second crystalline layer has a plurality of second trenches separating the micro masks from each other.
- the semiconductor structure further includes a second substrate that is independent of and bonded to the first substrate, wherein second substrate defines a MEMS structure that is moveable relative to the first substrate and the crystalline layer within a cavity between the MEMS structure and the first substrate.
- the present disclosure provides a MEMS package including: an IC; a substrate bonded to and independent of the IC, wherein the substrate defines a MEMS structure that is moveable relative to the IC within a cavity between the IC and the substrate; a crystalline layer in the cavity and having a rough surface configured to reduce stiction between the MEMS structure and the IC; and a plurality of micro features embedded in the crystalline layer along grain boundaries of the crystalline layer, wherein the crystalline layer defines trenches at the rough surface that space the micro features, and wherein the micro features are masks or cavities.
- the micro features are or include an oxide of the crystalline layer.
- the micro features are or include a dielectric material, and sidewalls of the trenches are formed with both the micro features and the crystalline layer.
- the micro features are cavities in direct fluid communication with an atmosphere of the cavity.
- the plurality of micro features includes a first micro feature and a second micro feature, wherein the rough surface has different cross-sectional profiles respectively at the first and second micro features.
- the micro features extend into the crystalline layer to a first depth from the rough surface, wherein the trenches extend into the crystalline layer to a second depth from the rough surface, and wherein the second depth is greater than the first depth.
- the present disclosure provides a method including: depositing a crystalline layer over a first substrate; diffusing a mask material into the crystalline layer along grain boundaries of the crystalline layer; and performing a first etch into the crystalline layer with an etchant having a high selectivity for the crystalline layer relative to the mask material, wherein the mask material that diffused into the crystalline layer defines micro masks that protect underlying portions of the crystalline layer during the first etch, and wherein the first etch forms trenches in the crystalline layer where unmasked by the micro masks.
- the etchant respectively has a first etch rate and a second etch rate respectively for the crystalline layer and the mask material, wherein the first etch rate is about 5-20 times greater than the second etch rate.
- the crystalline layer is polysilicon, wherein the mask material is formed by thermal oxidation of the polysilicon.
- the first etch is performed by plasma etching using an etch gas including chlorine.
- the method further includes: forming a microelectromechanical systems (MEMS) structure in the first substrate and the crystalline layer after the first etch; providing a second substrate on which an interconnect structure and semiconductor devices are arranged; and bonding the first substrate to the second substrate, such that the crystalline layer and the interconnect structure are between the first and second substrates.
- the method further includes patterning the first substrate to define a ring-shaped standoff in the first substrate, wherein the crystalline layer is deposited on and lining the ring-shaped standoff.
- the forming of the MEMS structure includes performing a second etch selectively into the crystalline layer and the first substrate after the first etch.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- General Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Health & Medical Sciences (AREA)
- Micromachines (AREA)
- Pressure Sensors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
- Microelectromechanical systems (MEMS) devices have found widespread use in many modern-day electronic devices. For example, MEMS accelerometers are commonly found in automobiles (e.g., in airbag deployment systems), tablet computers, smart phones, and so on. For many applications, MEMS devices are electrically connected to application-specific integrated circuits (ASICs) to form a MEMS packages.
- Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
-
FIG. 1 illustrates a cross-sectional view of some embodiments of a rough crystalline layer. -
FIGS. 2A and 2B illustrate cross-sectional views of some alternative embodiments of the rough crystalline layer ofFIG. 1 . -
FIG. 3 illustrates a cross-sectional view of some embodiments of a microelectromechanical systems (MEMS) package comprising a MEMS motion sensor and a rough crystalline layer. -
FIG. 4 illustrates a top view of some embodiments of the MEMS package ofFIG. 3 along line A-A′ inFIG. 3 . -
FIGS. 5A-5C illustrate cross-sectional views of some alternative embodiments of the MEMS package ofFIG. 3 in which a location of the rough crystalline layer is varied. -
FIG. 6 illustrates a cross-sectional view of some alternative embodiments of the MEMS package ofFIG. 3 in which the MEMS package comprises multiple rough crystalline layers. -
FIGS. 7A-7C illustrate cross-sectional views of some alternative embodiments of the MEMS package ofFIG. 6 in which locations of the rough crystalline layers are varied. -
FIG. 8 illustrates a cross-sectional view of some alternative embodiments of the MEMS package ofFIG. 3 in which a layout of a MEMS motion sensor is varied. -
FIG. 9 illustrates a cross-sectional view of some embodiments of a MEMS package comprising multiple MEMS motion sensors and a rough crystalline layer. -
FIG. 10 illustrates a cross-sectional view of some embodiments of a MEMS package comprising a MEMS pressure sensor and a rough crystalline layer. -
FIG. 11 illustrates a cross-sectional view of some alternative embodiments of the MEMS package ofFIG. 10 in which a location of the rough crystalline layer is varied. -
FIG. 12 illustrates a cross-sectional view of some alternative embodiments of the MEMS package ofFIG. 10 in which a MEMS substrate and an integrated circuit (IC) are fusion bonded together. -
FIGS. 13-15 illustrate a series of cross-sectional views of some embodiments of a method for roughening a crystalline layer. -
FIG. 16 illustrates a block diagram of some embodiments of the method ofFIGS. 13-15 . -
FIGS. 17, 18A, 18B, 19, 20A, 20B, and 21-24 illustrate a series of cross-sectional views of some embodiments of a method for forming a MEMS package comprising a MEMS motion sensor and a rough crystalline layer. -
FIG. 25 illustrates a block diagram of some embodiments of the method ofFIGS. 17, 18A, 18B, 19, 20A, 20B, and 21-24 . - The present disclosure provides many different embodiments, or examples, for implementing different features of this disclosure. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- A microelectromechanical systems (MEMS) device may comprise a moveable structure and a neighboring sensing electrode. Examples of the MEMS device include accelerometers, gyroscopes, pressure sensors, and so on. The sensing electrode is fixed and capacitively coupled to the moveable structure. The moveable structure is moveable within a cavity relative to the sensing electrode. The moveable structure moves in response to external stimuli, such as acceleration, gravity, pressure, and so on. Distance variation between the moveable structure and the sensing electrode is detected through the capacitive coupling and transmitted to a measurement circuit for further processing.
- A challenge with the MEMS device is stiction. Stiction refers to the tendency of the moveable structure to come into contact with a neighboring surface and “stick” to the neighboring surface. Stiction may, for example, occur during normal operation when the moveable structure moves to such an extreme that it comes in contact with or comes in close proximity to the neighboring surface. Stiction may arise due to van der Waals force and other suitable forces between surfaces. As feature sizes shrink for successive generations of technology, stiction is becoming increasingly important. Stiction reduces the sensitivity of MEMS devices and reduces the lifetime of MEMS devices.
- The present disclosure is directed towards a method to form a rough crystalline layer, which may, for example, be employed to reduce stiction in MEMS devices. According to some embodiments of the method, a crystalline layer is deposited over a substrate. A mask material is diffused into the crystalline layer along grain boundaries of the crystalline layer. The mask material may, for example, be diffused into the crystalline layer by thermal oxidation and/or some other suitable process. The crystalline layer may, for example, be or comprise polycrystalline silicon and/or some other suitable crystalline material, and/or the mask material may, for example, be or comprise oxide and/or some other suitable material. An etch with a high selectivity for the crystalline layer relative to the mask material is performed into the crystalline layer. Mask material that diffused into the crystalline layer along the grain boundaries defines micro masks that protect underlying portions of the crystalline layer during the etch, such that trenches form in the crystalline layer where unmasked.
- Grains of the crystalline layer have a high degree of variability, such that grain boundaries of the crystalline layer have a high degree of variability. This leads to high degree of variability in the micro masks, which leads to a high degree of variability in the trenches. The high degrees of variability in the micro masks and the trenches, in turn, lead to a high degree of roughness along a surface of the crystalline layer.
- Because a surface of the crystalline layer may have a high degree of roughness, the crystalline layer may be employed to prevent stiction between a moveable structure of a MEMS device and a neighboring surface. For example, the crystalline layer may be on the moveable structure with the rough surface facing the neighboring surface. If the moveable structure gets too close to the neighboring surface so the rough and neighboring surfaces come into contact, the contact area is low because of the roughness. Because of the low contact area, van der Waals force and other suitable forces that lead to stiction are low. As such, the likelihood of stiction is low. This may increase the sensitivity and/or lifetime of the MEMS device.
- With reference to
FIG. 1 , across-sectional view 100 of some embodiments of acrystalline layer 102 at least partially defining arough surface 104 is provided. As seen hereafter (see, e.g.,FIG. 3 ), therough surface 104 may, for example, find application for, among other things, reducing stiction in MEMS devices. Thecrystalline layer 102 overlies asubstrate 106, and therough surface 104 is on an opposite side of thecrystalline layer 102 as thesubstrate 106. Thesubstrate 106 may, for example, be a bulk substrate of monocrystalline silicon or some other suitable type of substrate. - The
crystalline layer 102 comprises a plurality ofgrains 102 g that definegrain boundaries 102 gb. Thecrystalline layer 102 may, for example, be or comprise polycrystalline silicon (e.g., polysilicon) and/or some other suitable type of crystalline material. In some embodiments, thecrystalline layer 102 is polycrystalline, such that thegrains 102 g have varying sizes, shapes, orientations, or any combination of the foregoing throughout thecrystalline layer 102. In some embodiments, such variation is random. -
Micro masks 108 extend into thecrystalline layer 102, along thegrain boundaries 102 gb, from therough surface 104. Themicro masks 108 are a different material than thecrystalline layer 102 and may, for example, be or comprise silicon oxide, silicon nitride, some other suitable material(s), or any combination of the foregoing. In some embodiments, themicro masks 108 are an oxide of thecrystalline layer 102. For example, where thecrystalline layer 102 is or comprise polysilicon, themicro masks 108 may be silicon oxide. Themicro masks 108 extend or branch out along thegrain boundaries 102 gb. In some embodiments, these extensions or branches have a thickness Tm that is about 10-200 angstroms, about 10-100 angstroms, about 100-200 angstroms, or some other suitable value. Further, themicro masks 108 have cross-sectional profiles that vary across therough surface 104. For example, a micro mask may have a cross-sectional profile different than that of a neighboring micro mask. - As seen hereafter, the
rough surface 104 may, for example, be formed by: 1) diffusing a mask material into thecrystalline layer 102 along thegrain boundaries 102 gb to form themicro masks 108; and 2) performing an etch having a high selectivity for thecrystalline layer 102 relative to themicro masks 108 into thecrystalline layer 102. Themicro masks 108 protect underlying portions of thecrystalline layer 102, and the etch formstrenches 110 at portions of thecrystalline layer 102 that are unprotected. Further, the etch exposes portions of themicro masks 108 that were previously buried in thecrystalline layer 102. - The
grains 102 g have a high degree of variability, such that thegrain boundaries 102 gb have a high degree of variability. This leads to a high degree of variability in themicro masks 108. Because the etch exposes portions of themicro masks 108, and because themicro masks 108 have a high degree of variability, therough surface 104 takes on this high degree of variability at themicro masks 108. Because themicro masks 108 have a high degree of variability and serve as a mask while forming thetrenches 110, thetrenches 110 also have a high degree of variability and therough surface 104 takes on this high degree of variability at thetrenches 110. The high degrees of variability at thetrenches 110 and at themicro masks 108, in turn, lead to a high degree of roughness along therough surface 104. - In some embodiments, the
rough surface 104 has a sword-like surface profile, but other suitable surface profiles are amenable. Further, in some embodiments, therough surface 104 has an arithmetic average roughness Ra that is high. A high arithmetic average roughness may, for example, be greater than about 5 nanometers, about 10 nanometers, about 50 nanometers, or some other suitable value. Further, a high arithmetic average roughness may, for example, be about 5-10 nanometers, about 10-50 nanometers, or some other suitable value. The arithmetic average roughness Ra may, for example, be the arithmetic average of the absolute values of the profile height deviations from the mean line. Roughness of therough surface 104 may, for example, be measured using atomic force microscopy (AFM) or some other suitable process. Because of the arithmetic average roughness Ra is high, therough surface 104 may be employed to reduce stiction in MEMS devices as hereafter described. If the arithmetic average roughness Ra was low (e.g., less than about 5 nanometers or some other suitable value), therough surface 104 may minimally improve stiction in MEMS devices. - The
grains 102 g have individual widths Wg, individual heights Hg, and individual depths (not shown). Note that the individual depths extend into and out of the page and are hence not visible within thecross-sectional view 100 ofFIG. 1 . The individual widths Wg, the individual heights Hg, the individual depths, or any combination of the foregoing may, for example, be about 5-100 nanometers, about 5-50 nanometers, about 50-100 nanometers, about 50-200 nanometers, or some other suitable value. - The
trenches 110 have individual widths Wt and individual heights Ht. The individual widths Wt may, for example, be about 50-200 nanometers, about 50-125 nanometers, about 125-200 nanometers, or some other suitable value. The individual heights Ht may, for example, be about 204 nanometers, about 150-250 nanometers, about 150-200 nanometers, about 200-250 nanometers, about 26-300 nanometers, or some other suitable value. In some embodiments, thetrenches 110 have individual ratios of the width to height (e.g., Wt/Ht) that are about 1.2-0.14, about 0.14-0.67, about 0.67-1.2, or some other suitable value. In at least some of such embodiments, widths of the ratios are measured at tops of thetrenches 110. In some embodiments, these ratios lead to therough surface 104 having the above-mentioned sword-like surface profile and/or other suitable surface profiles. - In some embodiments, the individual heights Ht of the
trenches 110 vary across therough surface 104. For example, a trench may have a height greater than that of a neighboring trench. In some embodiments, thetrenches 110 have varying widths across therough surface 104. For example, a trench may have a width greater than a width of a neighboring trench. The widths may, for example, be at tops of thetrenches 110, height-wise centers of thetrenches 110, or other suitable locations. In some embodiments, thetrenches 110 have varying cross-sectional profiles across therough surface 104. For example, a trench may have a cross-sectional profile that differs from that of a neighboring trench. - With reference to
FIGS. 2A and 2B ,cross-sectional views crystalline layer 102 ofFIG. 1 is provided is provided. As illustrated by thecross-sectional view 200A ofFIG. 2A , thegrains 102 g are more rectilinear and sizes, shapes, and orientations of thegrains 102 g vary. In some embodiments, such variation is random. As illustrated by thecross-sectional view 200B ofFIG. 2B , themicro masks 108 have been removed andmicro cavities 202 remain in place of themicro masks 108. This may further increase the roughness of therough surface 104. Additionally, themicro cavities 202 are in direct fluid communication with an atmosphere surrounding thecrystalline layer 102. - With reference to
FIG. 3 , across-sectional view 300 of some embodiments of a MEMS package comprising aMEMS motion sensor 302 and acrystalline layer 102 at least partially defining arough surface 104 is provided. TheMEMS motion sensor 302 may, for example, be a gyroscope or some other suitable type of MEMS motion sensor. - The
MEMS motion sensor 302 comprises amoveable structure 304 defined by aMEMS substrate 306. Themoveable structure 304 underlies and is capacitively coupled with asensing electrode 308. Note that thesensing electrode 308 is schematically shown in phantom and may, for example, have a different form and/or location (e.g., a location outside thecross-sectional view 300 ofFIG. 3 ). Further, themoveable structure 304 is moveable within acavity 310, relative to thesensing electrode 308, and moves in response to external stimuli. The external stimuli may, for example, be gravity or some other suitable external stimuli. Distance variation between themoveable structure 304 and thesensing electrode 308 is detected through the capacitive coupling and processed by a measurement circuit. - In alternative embodiments, movement of the
moveable structure 304 is measured without capacitive coupling and hence without thesensing electrode 308. For example, a piezoelectric layer (not shown) may wholly or partially define themoveable structure 304 and may deform in response to movement of themoveable structure 304 from the external stimuli. This deformation may cause the piezoelectric layer to produce an electric current that may be sensed to measure the movement of themoveable structure 304. - The
crystalline layer 102 is on themoveable structure 304 and, as noted above, at least partially defines therough surface 104. Therough surface 104 faces a neighboringsurface 312 in thecavity 310, which is defined by abump structure 314 and corresponds to a top surface of thecavity 310. Thebump structure 314 may, for example, absorb gases within thecavity 310 to control a pressure within thecavity 310 and/or may, for example, provide some other suitable function. Thecrystalline layer 102 and therough surface 104 may, for example, be as illustrated and described at any one ofFIGS. 1, 2A, and 2B . When thecrystalline layer 102 and therough surface 104 are as illustrated and described atFIG. 2B , the micro cavities 202 (see, e.g.,FIG. 2B ) are in direct fluid communication with an atmosphere of thecavity 310. - Because the
crystalline layer 102 is on themoveable structure 304 with therough surface 104 facing the neighboringsurface 312 in thecavity 310, the likelihood of stiction between themoveable structure 304 and the neighboringsurface 312 is low. For example, if themoveable structure 304 gets too close to the neighboringsurface 312 and the rough andneighboring surfaces MEMS motion sensor 302. - The
cavity 310 is defined between acap substrate 316 and an integrated circuit (IC) 318. Thecap substrate 316 underlies theMEMS substrate 306 and is fusion bonded to theMEMS substrate 306 through an inter-substratedielectric layer 320. The inter-substratedielectric layer 320 may, for example, be or comprise silicon oxide and/or some other suitable dielectric(s). TheMEMS substrate 306 may, for example, be a bulk substrate of monocrystalline silicon or some other suitable type of substrate, and/or thecap substrate 316 may, for example, be a bulk substrate of monocrystalline silicon or some other suitable type of substrate. - The
IC 318 overlies theMEMS substrate 306 and may, for example, be an application-specific IC (ASIC), a complementary metal-oxide-semiconductor (CMOS) IC, some other suitable type of IC, or any combination of the foregoing. Further, theIC 318 is eutectically bonded to theMEMS substrate 306 at astandoff 306 s of theMEMS substrate 306. An IC-sideeutectic bond structure 322 is on theIC 318. A MEMS-sideeutectic bond structure 324 is on thestandoff 306 s and is eutectically bonds with the IC-sideeutectic bond structure 322. The IC-sideeutectic bond structure 322 may, for example, be or comprise aluminum copper and/or some other suitable metal, and the MEMS-sideeutectic bond structure 324 may, for example, be or comprise germanium and/or some other suitable metal. - The
IC 318 comprises adevice substrate 326, aninterconnect dielectric layer 328, and a plurality ofsemiconductor devices 330. Theinterconnect dielectric layer 328 underlies thedevice substrate 326 between the device andMEMS substrates semiconductor devices 330 are in thedevice substrate 326 between theinterconnect dielectric layer 328 and thedevice substrate 326. Thedevice substrate 326 may, for example, be a bulk substrate of monocrystalline silicon or some other suitable type of substrate. Theinterconnect dielectric layer 328 may, for example, be or comprise silicon oxide and/or some other suitable dielectric(s). Thesemiconductor devices 330 may, for example, be metal-oxide-semiconductor field-effect transistors (MOSFETs) and/or some other suitable type of semiconductor devices. - The
interconnect dielectric layer 328 accommodates a plurality ofwires 332 and a plurality ofvias 334. Thewires 332 and thevias 334 are alternatingly stacked to define conductive paths leading from thesemiconductor devices 330 and may, for example, define an electrical interconnect structure. In some embodiments, thewires 332 and thevias 334 define a conductive path leading to thesensing electrode 308 and/or define a conductive path leading to the IC-sideeutectic bond structure 322. Thewires 332 and thevias 334 may, for example, be or comprise metal and/or some other suitable conductive material(s). - With reference to
FIG. 4 , atop view 400 of some embodiments of the MEMS package ofFIG. 3 along line A-A′ inFIG. 3 is provided. Thestandoff 306 s of theMEMS substrate 306 extends in a closed path around thecavity 310. Similarly, the IC-side eutectic bond structure 322 (shown in phantom) and the MEMS-side eutectic bond structure 324 (shown in phantom) extend in closed paths around thecavity 310. Thestandoff 306 s, the IC-sideeutectic bond structure 322, and the MEMS-sideeutectic bond structure 324 have a square ring-shaped layout, but other suitable layouts that extend in closed paths are amenable. - With reference to
FIGS. 5A-5C ,cross-sectional views 500A-500C of some alternative embodiments of the MEMS package ofFIG. 3 are provided in which the location of thecrystalline layer 102 is varied. - As illustrated by the
cross-sectional view 500A ofFIG. 5A , thecrystalline layer 102 is localized to a center of thecavity 310 and is in place of the bump structure 314 (see, e.g.,FIG. 3 ). Further, therough surface 104 faces themoveable structure 304 and is fixed relative to themoveable structure 304. - As illustrated by the
cross-sectional view 500B ofFIG. 5B , thecrystalline layer 102 is localized to a center of thecavity 310 and underlies themoveable structure 304 on the inter-substratedielectric layer 320. Further, therough surface 104 faces themoveable structure 304 and is fixed relative to themoveable structure 304. - As illustrated by the
cross-sectional view 500C ofFIG. 5C , thecrystalline layer 102 is on an underside of themoveable structure 304. Further, therough surface 104 faces the inter-substratedielectric layer 320 and is moveable with themoveable structure 304. - With reference to
FIG. 6 , across-sectional view 600 of some alternative embodiments of the MEMS package ofFIG. 3 is provided in which the MEMS package comprises multiple crystalline layers at least partially definingrough surfaces 104. - A
first crystalline layer 102 a overlies theMEMS substrate 306 on an upper side of theMEMS substrate 306. Further, arough surface 104 of thefirst crystalline layer 102 a faces thebump structure 314 and is moveable with themoveable structure 304. Asecond crystalline layer 102 b is localized to a center of thecavity 310 and underlies themoveable structure 304 on the inter-substratedielectric layer 320. Further, arough surface 104 of thesecond crystalline layer 102 b faces themoveable structure 304 and is fixed relative to themoveable structure 304. - The first and second
crystalline layers cavity 310. Further, the first and secondcrystalline layers crystalline layer 102 is illustrated and described at any one or combination ofFIGS. 1, 2A, and 2B . In some embodiments, the first and secondcrystalline layers crystalline layer 102 inFIGS. 1, 2A, and 2B . For example, thefirst crystalline layer 102 a may be as thecrystalline layer 102 ofFIG. 1 , whereas thesecond crystalline layer 102 b may be as thecrystalline layer 102 ofFIG. 2B , or vice versa. - With reference to
FIGS. 7A-7C ,cross-sectional views 700A-700C of some alternative embodiments of the MEMS package ofFIG. 6 are provided in which locations of the first and secondcrystalline layers - As illustrated by the
cross-sectional view 700A ofFIG. 7A , thefirst crystalline layer 102 a is localized to a center of thecavity 310 and is in place of the bump structure 314 (see, e.g.,FIG. 6 ). Further, therough surface 104 of thefirst crystalline layer 102 a faces themoveable structure 304 and is fixed relative to themoveable structure 304. - As illustrated by the
cross-sectional view 700B ofFIG. 7B , thesecond crystalline layer 102 b is on an underside of themoveable structure 304. Further, therough surface 104 of thesecond crystalline layer 102 b faces the inter-substratedielectric layer 320 and is moveable with themoveable structure 304. - As illustrated by the
cross-sectional view 700C ofFIG. 7C , thefirst crystalline layer 102 a is localized to a center of thecavity 310 and is in place of the bump structure 314 (see, e.g.,FIG. 6 ) as inFIG. 7A . Further, thesecond crystalline layer 102 b is on an underside of themoveable structure 304 as inFIG. 7B . - With reference to
FIG. 8 , across-sectional view 800 of some alternative embodiments of the MEMS package ofFIG. 3 is provided in which a layout of theMEMS motion sensor 302 is varied. For example, themoveable structure 304 of theMEMS motion sensor 302 may have a larger mass at a center of thecavity 310. Other suitable layouts are, however, amenable. Additionally, the bump structure 314 (see, e.g.,FIG. 3 ) is omitted. - With reference to
FIG. 9 , across-sectional view 900 of some embodiments of a MEMS package comprising a firstMEMS motion sensor 302 a, a secondMEMS motion sensor 302 b, and acrystalline layer 102 at least partially defining arough surface 104 is provided. The firstMEMS motion sensor 302 a may, for example, be an accelerometer or some other suitable type of motion sensor, and/or the secondMEMS motion sensor 302 b may, for example, be a gyroscope or some other suitable type of motion sensor. - The first and second
MEMS motion sensors moveable structures 304 defined by aMEMS substrate 306. Themoveable structures 304 are moveable within correspondingcavities 310 and move in response to external stimuli. The external stimuli may, for example, be gravity, acceleration, or some other suitable external stimuli. Movement of themoveable structures 304 may, for example, be measured by capacitance coupling, piezoelectric deformation, or some other suitable phenomenon. - The
crystalline layer 102 is on an underside of theMEMS substrate 306 and lines themoveable structures 304. Further, as noted above, thecrystalline layer 102 at least partially defines arough surface 104 to prevent stiction with neighboring surfaces. The roughness reduces the contact area between therough surface 104 and the neighboring surfaces if therough surface 104 were to come into contact with the neighboring surfaces. This reduces van der Waals force and other suitable forces that lead to stiction and hence reduces the likelihood of stiction. Thecrystalline layer 102 and therough surface 104 may, for example, be as illustrated and described at any one ofFIGS. 1, 2A, 2B . - The
cavities 310 are defined between acap substrate 316 and anIC 318. Thecap substrate 316 overlies theMEMS substrate 306 and is fusion bonded to theMEMS substrate 306 through an inter-substratedielectric layer 320. TheIC 318 underlies theMEMS substrate 306 and is eutectically bonded to theMEMS substrate 306 at astandoff 306 s of theMEMS substrate 306. An IC-sideeutectic bond structure 322 is on theIC 318. A MEMS-sideeutectic bond structure 324 is on thestandoff 306 s and is eutectically bonds with the IC-sideeutectic bond structure 322. TheIC 318 may, for example, be described atFIG. 3 . - With reference to
FIG. 10 , across-sectional view 1000 of some embodiments of a MEMS package comprising aMEMS pressure sensor 1002 and acrystalline layer 102 at least partially defining arough surface 104 is provided. TheMEMS pressure sensor 1002 comprises amoveable structure 304 defined by aMEMS substrate 306. - The
moveable structure 304 is a flexible membrane that overlies and is capacitively coupled with a sensing electrode 308 (schematically shown in phantom). Further, themoveable structure 304 is moveable within acavity 310, relative to thesensing electrode 308, and moves in response to changes with an ambient pressure. For example, thecavity 310 may be hermetically sealed with a cavity pressure and themoveable structure 304 may deform as the ambient pressure changes relative to the cavity pressure. Distance variation between themoveable structure 304 and thesensing electrode 308 is then detected through the capacitive coupling and processed by a measurement circuit. In alternative embodiments, movement of themoveable structure 304 is measured without capacitive coupling and hence without thesensing electrode 308. For example, the movement may be measured using piezoelectric material. - The
crystalline layer 102 is on an underside of themoveable structure 304 and at least partially defines therough surface 104 to prevent stiction with neighboring surfaces that therough surface 104 faces. Thecrystalline layer 102 and therough surface 104 may, for example, be as illustrated and described at any one ofFIGS. 1, 2A, 2B . - The
cavity 310 is defined between theMEMS substrate 306 and anIC 318. TheIC 318 underlies theMEMS substrate 306 and is eutectically bonded to theMEMS substrate 306 at astandoff 306 s of theMEMS substrate 306. An IC-sideeutectic bond structure 322 is on theIC 318. A MEMS-sideeutectic bond structure 324 is on thestandoff 306 s. TheIC 318 may, for example, be described atFIG. 3 . - With reference to
FIG. 11 , across-sectional view 1100 of some alternative embodiments of the MEMS package ofFIG. 10 is provided in which a location of thecrystalline layer 102 is varied. Thecrystalline layer 102 is on theIC 318. Further, therough surface 104 faces themoveable structure 304 and is fixed relative to themoveable structure 304. - With reference to
FIG. 12 , across-sectional view 1200 of some alternative embodiments of the MEMS package ofFIG. 10 is provided in which theMEMS substrate 306 and theIC 318 are fusion bonded together. Hence, thestandoff 306 s of theMEMS substrate 306, the IC-sideeutectic bond structure 322, and the MEMS-sideeutectic bond structure 324 are omitted. Further, thecrystalline layer 102 is localized to thecavity 310. While thecrystalline layer 102 is on themoveable structure 304, thecrystalline layer 102 may alternatively be on theIC 318 as illustrated inFIG. 11 . - With reference to
FIGS. 13-15 , a series of cross-sectional views 1300-1500 of some embodiments of a method for roughening acrystalline layer 102 is provided. The method illustrates formation of thecrystalline layer 102 according to the embodiments ofFIG. 1 but may be employed to form thecrystalline layer 102 according to the embodiments ofFIG. 2A , according to the embodiments ofFIG. 2B , or according to some other suitable embodiments. - As illustrated by the
cross-sectional view 1300 ofFIG. 13 , acrystalline layer 102 is deposited over asubstrate 106. Thecrystalline layer 102 has a plurality ofgrains 102 g. While thegrains 102 g are illustrated according to the embodiments inFIG. 1 , thegrains 102 g may alternatively be according to the embodiments ofFIG. 2A ,FIG. 2B , or some other suitable embodiments. Thegrains 102 g have individual widths Wg, individual heights Hg, and individual depths (not shown). Note that the individual depths extend into and out of the page and are hence not visible within thecross-sectional view 1300 ofFIG. 13 . The individual widths Wg, the individual heights Hg, the individual depths, or any combination of the foregoing may, for example, be about 5-100 nanometers, about 5-50 nanometers, about 50-100 nanometers, about 50-200 nanometers, or some other suitable value. Thecrystalline layer 102 may, for example, be or comprise polysilicon and/or some other suitable crystalline material. - In some embodiments, the
crystalline layer 102 is deposited with a thickness Tc that is about 500-50000 angstroms, about 500-5000 angstroms, about 5000-25000 angstroms, about 25000-50000 angstroms, or some other suitable value. If the thickness Tc is too small (e.g., less than about 500 angstroms or some other suitable value), a subsequently performed etch may extend into and damage thesubstrate 106. If the thickness Tc is too large (e.g., greater than about 50000 angstroms or some other suitable value), deposition of thecrystalline layer 102 may be excessive and throughput during bulk manufacture may be substantially reduced. - The
crystalline layer 102 may, for example, be deposited by low-pressure chemical-vapor deposition (LPCVD) or some other suitable deposition process. LPCVD may, for example, be performed at about 500-550 degrees Celsius and/or some other suitable temperature(s). In some embodiments, the temperature(s) at which thecrystalline layer 102 is deposited vary sizes of thegrains 102 g. For example, high temperatures may lead to smaller grains whereas lower temperatures may lead to larger grains. - As illustrated by the
cross-sectional view 1400 ofFIG. 14 , amask material 1402 is diffused into thecrystalline layer 102 along thegrain boundaries 102 gb. Themask material 1402 definesmicro masks 108 embedded in thecrystalline layer 102 along thegrain boundaries 102 gb. As seen hereafter, themicro masks 108 are used hereafter for roughening thecrystalline layer 102. Themask material 1402 may, for example, be or comprise silicon oxide, silicon nitride, some other suitable material(s), or any combination of the foregoing. - In some embodiments, the
mask material 1402 is has a thickness Tm that is about 10-1000 nanometers, about 10-500 nanometers, about 500-1000 nanometers, or some other suitable value after the diffusing. If the thickness Tm is too small (e.g., less than about 10 nanometers or some other suitable value), a uniformity of themask material 1402 may be poor and the etch hereafter performed for roughening my yield non-uniform roughening. For example, different portions of thecrystalline layer 102 may have different degrees of roughening. If the thickness Tm is too large (e.g., greater than about 1000 nanometers or some other suitable value), the etch hereafter performed for roughening may take an excessive amount of time to complete and throughput during bulk manufacture may be substantially reduced. - In at least some embodiments in which the
mask material 1402 is or comprises oxide, themask material 1402 is deposited by thermal oxidation. In alternative embodiments, themask material 1402 is deposited by some other suitable process. Thermal oxidation may, for example, be performed by exposing thecrystalline layer 102 to oxygen (e.g., O2) gas at elevated temperatures of about 800-1200 degrees Celsius, about 800-1000 degrees Celsius, or 1000-1200 degrees Celsius. Other suitable gases comprising oxygen and/or other suitable temperatures are, however, amenable. The elevated temperatures may, for example, enable oxygen to penetrate into thecrystalline layer 102 and to form themask material 1402 along thegrain boundaries 102 gb. If the thermal oxidation is performed at temperatures that are too low (e.g., less than about 800 degrees Celsius or some other suitable temperature) or too high (e.g., greater than about 1200 degrees Celsius or some other suitable temperature), oxygen may fail to penetrate into thecrystalline layer 102 and hence themask material 1402 may fail to form buried in thecrystalline layer 102 along thegrain boundaries 102 gb. - As illustrated by the
cross-sectional view 1500 ofFIG. 15 , an etch is performed into themask material 1402 and thecrystalline layer 102 to formtrenches 110 and arough surface 104. By increasing the etch time, the depth of thetrenches 110 may be increased and hence roughness of therough surface 104 may be increased. Similarly, by decreasing the etch time, the depth of thetrenches 110 may be decreased and hence the roughness may be decreased. - The etch employs an etchant having a high selectivity for
crystalline layer 102 relative to themask material 1402, such that the etch rate for thecrystalline layer 102 is high relative to the etch rate for themask material 1402. Because of the high etch rate, the etch slowly etches back a bulk of themask material 1402 until thecrystalline layer 102 is exposed. At this point, themicro masks 108 persist because themicro masks 108 formed buried in thecrystalline layer 102 along thegrain boundaries 102 gb. As the etch proceeds, the etch slowly etches into themicro masks 108 while quickly etching into thecrystalline layer 102 where unprotected by themicro masks 108. As a result, thetrenches 110 form where unprotected by themicro masks 108 and at least some of themicro masks 108 persist to completion of the etch. - The
grains 102 g have a high degree of variability, such that thegrain boundaries 102 gb have a high degree of variability. This leads to high degree of variability in themicro masks 108. Because the etch exposes portions of themicro masks 108, and because themicro masks 108 have a high degree of variability, therough surface 104 takes on this high degree of variability at themicro masks 108. Further, because themicro masks 108 have a high degree of variability and serve as a mask while forming thetrenches 110, thetrenches 110 have a high degree of variability and therough surface 104 takes on this high degree of variability at thetrenches 110. The high degrees of variability at thetrenches 110 and at themicro masks 108, in turn, lead to a high degree of roughness along therough surface 104. - The high etch rate for the
crystalline layer 102 may, for example, be about 5-20 times, about 5-10 times, or about 10-20 time greater than that for themask material 1402. Other suitable multiples are, however, amenable. If the multiple is too low (e.g., less than about 5 or some other suitable value), themicro masks 108 may provide little protection to underlying portions of thecrystalline layer 102 and the roughening may be minimal. If the multiple is too high (e.g., greater than about 20 or some other suitable value), the etch may take a long time to etch back the bulk of themask material 1402. As such, the etch may take a long time to complete and throughput during bulk manufacture may be substantially reduced. - The etch may, for example, be performed by dry plasma etching or some other suitable type of etching. In some embodiments, the etch is anisotropic. In some embodiments in which the etch is performed by dry plasma etching, the etch employs an etch gas being or comprising chlorine gas (e.g., Cl2), a flow rate of about 10-100 standard cubic centimeters per minute (SCCM), a pressure of about 10-100 millitorr, or any combination of the foregoing. Other etch gases, flow rates, and pressures are, however, amenable. Dry plasma etching using chlorine gas as above may be used in some, but not all, embodiments in which the
crystalline layer 102 is polysilicon and themicro masks 108 are silicon oxide. - While
FIGS. 13-15 are described with reference to various embodiments of a method, it will be appreciated that the structures shown inFIGS. 13-15 are not limited to the method but rather may stand alone separate of the method. WhileFIGS. 13-15 are described as a series of acts, it will be appreciated that the order of the acts may be altered in other embodiments. WhileFIGS. 13-15 illustrate and describe as a specific set of acts, some acts that are illustrated and/or described may be omitted in other embodiments. Further, acts that are not illustrated and/or described may be included in other embodiments. - For example, in alternative embodiments, the
micro masks 108 may be removed after the etch as illustrated atFIG. 2B . The removal may, for example, be performed by an etching process or some other suitable removal process. - With reference to
FIG. 16 , a block diagram 1600 of some embodiments of the method ofFIGS. 13-15 is provided. - At 1602, a crystalline layer is deposited over a substrate. See, for example,
FIG. 13 . - At 1604, a mask material is diffused into the crystalline layer along grain boundaries of the crystalline layer to form micro masks buried in the crystalline layer along the grain boundaries. See, for example,
FIG. 14 . - At 1606, an etch is performed into the oxide layer and the crystalline layer using an etchant having a high selectivity for the crystalline layer relative to the mask material, wherein the etch forms trenches in the crystalline layer where unmasked by the micro masks and roughens the crystalline layer. See, for example,
FIG. 15 . - While the block diagram 1600 of
FIG. 16 is illustrated and described herein as a series of acts or events, it will be appreciated that the illustrated ordering of such acts or events is not to be interpreted in a limiting sense. For example, some acts may occur in different orders and/or concurrently with other acts or events apart from those illustrated and/or described herein. Further, not all illustrated acts may be required to implement one or more aspects or embodiments of the description herein, and one or more of the acts depicted herein may be carried out in one or more separate acts and/or phases. - With reference to
FIGS. 17, 18A, 18B, 19, 20A, 20B, and 21-24 , a series ofcross-sectional views FIG. 3 but may, for example, be employed to form the MEMS package according to other suitable embodiments. - As illustrated by the
cross-sectional view 1700 ofFIG. 17 , acap substrate 316 is patterned to form arecess 1702 on an upper side of thecap substrate 316. Further, an inter-substratedielectric layer 320 is deposited covering the upper side of thecap substrate 316 and lining therecess 1702. The patterning may, for example, be performed by and/or using a photolithography/etching process and/or some other suitable process. - Also illustrated by the
cross-sectional view 1700 ofFIG. 17 , an under side of aMEMS substrate 306 is bonded to thecap substrate 316 through the inter-substratedielectric layer 320. In some embodiments, the bonding hermetically seals therecess 1702. The bonding may, for example, be performed by fusion bonding and/or some other suitable bonding process. - Also illustrated by the
cross-sectional view 1700 ofFIG. 17 , theMEMS substrate 306 is patterned to form astandoff 306 s protruding upward on an upper side of theMEMS substrate 306. Thestandoff 306 s may, for example, have a square ring-shaped layout as inFIG. 4 or some other suitable layout. The patterning may, for example, be performed by and/or using a photolithography/etching process and/or some other suitable process. - As illustrated by the
cross-sectional views FIGS. 18A and 18B , acrystalline layer 102 is deposited covering the upper side of theMEMS substrate 306 as described with regard toFIG. 13 .FIG. 18B provides an enlargedcross-sectional view 1800B of some embodiments of thecrystalline layer 102 within box B ofFIG. 18A . Note thatFIG. 18A ,FIG. 18B , and subsequent figures do not show crystalline grains and grain boundaries for ease of illustration.FIGS. 1, 2A, 2B, 13-15 provide non-limiting examples. - As illustrated by the
cross-sectional view 1900 ofFIG. 19 , amask material 1402 is diffused into thecrystalline layer 102 along grain boundaries (not shown; see, for example,FIG. 14 ) of thecrystalline layer 102 as described with regard toFIG. 14 . Themask material 1402 that diffused into thecrystalline layer 102 defines micro masks (not shown; see, for example,FIG. 14 ). Note thatFIG. 19 and subsequent figures do not show micro masks for ease of illustration.FIGS. 1, 2A, 14, and 15 provide non-limiting examples. - As illustrated by the
cross-sectional views FIGS. 20A and 20B , an etch is performed into thecrystalline layer 102 to formtrenches 110 and arough surface 104 as described with regard toFIG. 15 .FIG. 20B provides an enlargedcross-sectional view 2000B of some embodiments of thecrystalline layer 102 within box C ofFIG. 20A . As noted above,FIGS. 20A and 20B , do not show grains, grain boundaries, and micro masks for ease of illustration, butFIGS. 1, 2A, and 2B provide non-limiting examples. In alternative embodiments, any one ofFIGS. 1, 2A, and 2B is taken within box C. - As illustrated by the
cross-sectional view 2100 ofFIG. 21 , a MEMS-sideeutectic bond structure 324 is formed overlying thestandoff 306 s on thecrystalline layer 102. The MEMS-sideeutectic bond structure 324 may, for example, have a square ring-shaped layout as inFIG. 4 or some other suitable layout. A process for forming the MEMS-sideeutectic bond structure 324 may comprise depositing a eutectic bond layer and patterning the eutectic bond layer into the MEMS-sideeutectic bond structure 324 by a photolithography/etching process. Other suitable processes are, however, amenable. - As illustrated by the
cross-sectional view 2200 ofFIG. 22 , theMEMS substrate 306 is patterned to open therecess 1702 in thecap substrate 316 and to form amoveable structure 304 overlying therecess 1702. Themoveable structure 304 may, for example, be formed by a photolithography/etching process or some other suitable process. - As illustrated by the
cross-sectional view 2300 ofFIG. 23 , anIC 318 is formed or otherwise provided. TheIC 318 comprises adevice substrate 326, aninterconnect dielectric layer 328, and a plurality ofsemiconductor devices 330. Theinterconnect dielectric layer 328 overlies thedevice substrate 326, and thesemiconductor devices 330 are in thedevice substrate 326 between theinterconnect dielectric layer 328 and thedevice substrate 326. Theinterconnect dielectric layer 328 accommodates a plurality ofwires 332 and a plurality ofvias 334. Thewires 332 and thevias 334 are alternatingly stacked to define conductive paths leading from thesemiconductor devices 330 and may, for example, define an electrical interconnect structure. - An IC-side
eutectic bond structure 322, asensing electrode 308, and bumpstructure 314 are on an opposite side of theinterconnect dielectric layer 328 as thedevice substrate 326. Note that thesensing electrode 308 is schematically shown in phantom and may, for example, have a different form and/or location. The IC-sideeutectic bond structure 322 facilitates eutectic bonding to the MEMS substrate 306 (see, e.g.,FIG. 22 ), and the sensing electrode facilitates sensing of movement by the moveable structure 304 (see, e.g.,FIG. 22 ). The IC-sideeutectic bond structure 322 may, for example, have a square ring-shaped layout as inFIG. 4 or some other suitable layout. Thebump structure 314 may, for example, absorb gases within a cavity hereafter formed and/or may, for example, provide some other suitable function. In some embodiments, thewires 332 and thevias 334 define a conductive path leading to thesensing electrode 308 and/or define a conductive path leading to the IC-sideeutectic bond structure 322. - As illustrated by the
cross-sectional view 2400 ofFIG. 24 , theIC 318 is flipped vertically and eutectically bonded to theMEMS substrate 306 at an interface between the IC-sideeutectic bond structure 322 and the MEMS-sideeutectic bond structure 324. In alternative embodiments, some other suitable bonding process is performed. The eutectic bonding defines acavity 310 between theIC 318 and thecap substrate 316 and, in some embodiments, thecavity 310 is hermetically sealed. Themoveable structure 304 is moveable within thecavity 310 in response to gravity, acceleration, or some other suitable stimuli. - Because a top surface of the
moveable structure 304 is roughened, the likelihood of stiction between the top surface of themoveable structure 304 and a top surface of thecavity 310 is reduced. The roughness reduces the contact area between the top surface of themoveable structure 304 and the top surface of thecavity 310 if the top surfaces come into contact. As such, van der Waals force and other suitable forces that lead to stiction are reduced and hence the likelihood of stiction is reduced. The reduced likelihood of stiction may, in turn, increase the sensitivity and/or lifetime of the MEMS package. - While
FIGS. 17, 18A, 18B, 19, 20A, 20B, and 21-24 are described with reference to various embodiments of a method, it will be appreciated that the structures shown inFIGS. 17, 18A, 18B, 19, 20A, 20B, and 21-24 are not limited to the method but rather may stand alone separate of the method. WhileFIGS. 17, 18A, 18B, 19, 20A, 20B, and 21-24 are described as a series of acts, it will be appreciated that the order of the acts may be altered in other embodiments. WhileFIGS. 17, 18A, 18B, 19, 20A, 20B, and 21-24 illustrate and describe as a specific set of acts, some acts that are illustrated and/or described may be omitted in other embodiments. Further, acts that are not illustrated and/or described may be included in other embodiments. - With reference to
FIG. 25 , a block diagram 2500 of some embodiments of the method ofFIGS. 17, 18A, 18B, 19, 20A, 20B, and 21-24 is provided. - At 2502, a cap substrate is bonded to a first side of a MEMS substrate. See, for example,
FIG. 17 . - At 2504, a second side of the MEMS substrate opposite the first side of the MEMS substrate is patterned to form a ring-shaped standoff in the MEMS substrate. See, for example,
FIG. 17 . - At 2506, a crystalline layer is deposited on the second side of the MEMS substrate and lining the ring-shaped standoff. See, for example,
FIG. 13 andFIGS. 18A and 18B . - At 2508, a mask material is diffused into the crystalline layer along grain boundaries of the crystalline layer to form micro masks buried in the crystalline layer along the grain boundaries. See, for example,
FIGS. 14 and 19 . - At 2510, an etch is performed into the crystalline layer using an etchant having a high selectivity for the crystalline layer relative to the mask material, wherein the etch forms trenches in the crystalline layer where unmasked by the micro masks and roughens the crystalline layer. See, for example,
FIG. 15 andFIGS. 20A and 20B . - At 2512, the crystalline layer and the MEMS substrate are patterned to define a moveable structure in the MEMS substrate. See, for example,
FIG. 22 . - At 2514, the MEMS substrate is bonded to an IC through the ring-shaped standoff. See, for example,
FIGS. 21, 23, and 24 . - While the block diagram 2500 of
FIG. 25 is illustrated and described herein as a series of acts or events, it will be appreciated that the illustrated ordering of such acts or events is not to be interpreted in a limiting sense. For example, some acts may occur in different orders and/or concurrently with other acts or events apart from those illustrated and/or described herein. Further, not all illustrated acts may be required to implement one or more aspects or embodiments of the description herein, and one or more of the acts depicted herein may be carried out in one or more separate acts and/or phases. - In some embodiments, the present disclosure provides a semiconductor structure including: a first substrate; a crystalline layer on the first substrate; and a plurality of micro masks diffused into the crystalline layer along grain boundaries of the crystalline layer from a surface of the crystalline layer, wherein the surface has a plurality of trenches separating the micro masks from one another. In some embodiments, the crystalline layer includes polysilicon, wherein the micro masks include oxide. In some embodiments, the plurality of trenches includes a first trench and a second trench, wherein the first and second trenches have different cross-sectional profiles. In some embodiments, the plurality of micro masks includes a first micro mask and a second micro mask, wherein the first and second micro masks have different cross-sectional profiles. In some embodiments, the first substrate defines a MEMS structure, wherein the semiconductor structure further includes: a second substrate that is independent of and bonded to the first substrate, wherein the MEMS structure and the crystalline layer are moveable together relative to the second substrate within a cavity between the MEMS structure and the second substrate. In some embodiments, the crystalline layer overlies the MEMS structure, and wherein the semiconductor structure further includes: a second crystalline layer that underlies the MEMS structure; and a plurality of second micro masks diffused into the second crystalline layer along grain boundaries of the second crystalline layer from a surface of the second crystalline layer, wherein the surface of the second crystalline layer has a plurality of second trenches separating the micro masks from each other. In some embodiments, the semiconductor structure further includes a second substrate that is independent of and bonded to the first substrate, wherein second substrate defines a MEMS structure that is moveable relative to the first substrate and the crystalline layer within a cavity between the MEMS structure and the first substrate.
- In some embodiments, the present disclosure provides a MEMS package including: an IC; a substrate bonded to and independent of the IC, wherein the substrate defines a MEMS structure that is moveable relative to the IC within a cavity between the IC and the substrate; a crystalline layer in the cavity and having a rough surface configured to reduce stiction between the MEMS structure and the IC; and a plurality of micro features embedded in the crystalline layer along grain boundaries of the crystalline layer, wherein the crystalline layer defines trenches at the rough surface that space the micro features, and wherein the micro features are masks or cavities. In some embodiments, the micro features are or include an oxide of the crystalline layer. In some embodiments, the micro features are or include a dielectric material, and sidewalls of the trenches are formed with both the micro features and the crystalline layer. In some embodiments, the micro features are cavities in direct fluid communication with an atmosphere of the cavity. In some embodiments, the plurality of micro features includes a first micro feature and a second micro feature, wherein the rough surface has different cross-sectional profiles respectively at the first and second micro features. In some embodiments, the micro features extend into the crystalline layer to a first depth from the rough surface, wherein the trenches extend into the crystalline layer to a second depth from the rough surface, and wherein the second depth is greater than the first depth.
- In some embodiments, the present disclosure provides a method including: depositing a crystalline layer over a first substrate; diffusing a mask material into the crystalline layer along grain boundaries of the crystalline layer; and performing a first etch into the crystalline layer with an etchant having a high selectivity for the crystalline layer relative to the mask material, wherein the mask material that diffused into the crystalline layer defines micro masks that protect underlying portions of the crystalline layer during the first etch, and wherein the first etch forms trenches in the crystalline layer where unmasked by the micro masks. In some embodiments, the etchant respectively has a first etch rate and a second etch rate respectively for the crystalline layer and the mask material, wherein the first etch rate is about 5-20 times greater than the second etch rate. In some embodiments, the crystalline layer is polysilicon, wherein the mask material is formed by thermal oxidation of the polysilicon. In some embodiments, the first etch is performed by plasma etching using an etch gas including chlorine. In some embodiments, the method further includes: forming a microelectromechanical systems (MEMS) structure in the first substrate and the crystalline layer after the first etch; providing a second substrate on which an interconnect structure and semiconductor devices are arranged; and bonding the first substrate to the second substrate, such that the crystalline layer and the interconnect structure are between the first and second substrates. In some embodiments, the method further includes patterning the first substrate to define a ring-shaped standoff in the first substrate, wherein the crystalline layer is deposited on and lining the ring-shaped standoff. In some embodiments, the forming of the MEMS structure includes performing a second etch selectively into the crystalline layer and the first substrate after the first etch.
- The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
Claims (22)
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/942,055 US11312615B2 (en) | 2020-07-29 | 2020-07-29 | Method to form a rough crystalline surface |
DE102020120689.5A DE102020120689B3 (en) | 2020-07-29 | 2020-08-05 | METHOD OF CREATING A ROUGH CRYSTALLINE SURFACE |
KR1020200185155A KR102491402B1 (en) | 2020-07-29 | 2020-12-28 | Method to form a rough crystalline surface |
TW110101372A TWI785463B (en) | 2020-07-29 | 2021-01-14 | Semiconductor structure, method of forming the same, and mems package |
CN202110318761.1A CN113651285A (en) | 2020-07-29 | 2021-03-25 | MEMS package, semiconductor structure and forming method thereof |
EP21188178.4A EP3945065A1 (en) | 2020-07-29 | 2021-07-28 | Method to form a rough crystalline surface |
JP2021123318A JP2022027598A (en) | 2020-07-29 | 2021-07-28 | Method of forming rough crystal surface |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/942,055 US11312615B2 (en) | 2020-07-29 | 2020-07-29 | Method to form a rough crystalline surface |
Publications (2)
Publication Number | Publication Date |
---|---|
US20220033246A1 true US20220033246A1 (en) | 2022-02-03 |
US11312615B2 US11312615B2 (en) | 2022-04-26 |
Family
ID=77398379
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/942,055 Active US11312615B2 (en) | 2020-07-29 | 2020-07-29 | Method to form a rough crystalline surface |
Country Status (7)
Country | Link |
---|---|
US (1) | US11312615B2 (en) |
EP (1) | EP3945065A1 (en) |
JP (1) | JP2022027598A (en) |
KR (1) | KR102491402B1 (en) |
CN (1) | CN113651285A (en) |
DE (1) | DE102020120689B3 (en) |
TW (1) | TWI785463B (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070218630A1 (en) * | 2006-03-10 | 2007-09-20 | Semiconductor Energy Laboratory Co., Ltd. | Microstructure, semiconductor device, and manufacturing method of the microstructure |
US20160238741A1 (en) * | 2015-02-16 | 2016-08-18 | Crystalwise Technology | Sapphire substrate and lens and display with the sapphire substrate |
US20200176667A1 (en) * | 2018-11-29 | 2020-06-04 | Tdk Corporation | Piezoelectric thin film device |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW451284B (en) * | 1996-10-15 | 2001-08-21 | Semiconductor Energy Lab | Semiconductor device and method of manufacturing the same |
US6876046B2 (en) | 2002-02-07 | 2005-04-05 | Superconductor Technologies, Inc. | Stiction alleviation using passivation layer patterning |
AU2003290510A1 (en) * | 2002-06-26 | 2004-04-19 | Cornell Research Foundation, Inc. | Small scale wires with microelectromechanical devices |
US7623287B2 (en) * | 2006-04-19 | 2009-11-24 | Qualcomm Mems Technologies, Inc. | Non-planar surface structures and process for microelectromechanical systems |
US8551798B2 (en) * | 2010-09-21 | 2013-10-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Microstructure with an enhanced anchor |
DE102014213836A1 (en) | 2014-07-16 | 2016-01-21 | Robert Bosch Gmbh | Micromechanical solid electrolyte sensor device and method for its production |
US9611133B2 (en) * | 2014-09-11 | 2017-04-04 | Invensense, Inc. | Film induced interface roughening and method of producing the same |
DE102014114235B3 (en) * | 2014-09-30 | 2016-01-28 | Infineon Technologies Ag | A method of forming a transistor, a method of patterning a substrate and transistor |
US9944516B2 (en) * | 2015-04-29 | 2018-04-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | High aspect ratio etch without upper widening |
US9738516B2 (en) * | 2015-04-29 | 2017-08-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure to reduce backside silicon damage |
US9527721B2 (en) * | 2015-05-15 | 2016-12-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Movement microelectromechanical systems (MEMS) package |
US9884755B2 (en) * | 2016-01-26 | 2018-02-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Rough anti-stiction layer for MEMS device |
US9776852B2 (en) * | 2016-02-01 | 2017-10-03 | Taiwan Semiconductor Manufacturing Company Ltd. | Method for controlling surface roughness in MEMS structure |
US9988260B2 (en) | 2016-04-29 | 2018-06-05 | Nxp Usa, Inc. | Rough MEMS surface |
US10526199B1 (en) | 2018-09-27 | 2020-01-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | High efficiency getter design in vacuum MEMS device |
-
2020
- 2020-07-29 US US16/942,055 patent/US11312615B2/en active Active
- 2020-08-05 DE DE102020120689.5A patent/DE102020120689B3/en active Active
- 2020-12-28 KR KR1020200185155A patent/KR102491402B1/en active IP Right Grant
-
2021
- 2021-01-14 TW TW110101372A patent/TWI785463B/en active
- 2021-03-25 CN CN202110318761.1A patent/CN113651285A/en active Pending
- 2021-07-28 EP EP21188178.4A patent/EP3945065A1/en not_active Withdrawn
- 2021-07-28 JP JP2021123318A patent/JP2022027598A/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070218630A1 (en) * | 2006-03-10 | 2007-09-20 | Semiconductor Energy Laboratory Co., Ltd. | Microstructure, semiconductor device, and manufacturing method of the microstructure |
US20160238741A1 (en) * | 2015-02-16 | 2016-08-18 | Crystalwise Technology | Sapphire substrate and lens and display with the sapphire substrate |
US20200176667A1 (en) * | 2018-11-29 | 2020-06-04 | Tdk Corporation | Piezoelectric thin film device |
Non-Patent Citations (1)
Title |
---|
Yun et al. ("Stencil Nano Lithography Based on a Nanoscale Polymer Shadow Mask: Towards Organic Nanoelectronics," Scientific Reports, 5:10220, 2015) (Year: 2015) * |
Also Published As
Publication number | Publication date |
---|---|
TW202218976A (en) | 2022-05-16 |
KR20220014795A (en) | 2022-02-07 |
DE102020120689B3 (en) | 2021-12-30 |
CN113651285A (en) | 2021-11-16 |
TWI785463B (en) | 2022-12-01 |
KR102491402B1 (en) | 2023-01-20 |
US11312615B2 (en) | 2022-04-26 |
EP3945065A1 (en) | 2022-02-02 |
JP2022027598A (en) | 2022-02-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11192775B2 (en) | Rough layer for better anti-stiction deposition | |
US11167979B2 (en) | Microelectromechanical systems (MEMS) structure to prevent stiction after a wet cleaning process | |
US9527721B2 (en) | Movement microelectromechanical systems (MEMS) package | |
US9938134B2 (en) | Getter electrode to improve vacuum level in a microelectromechanical systems (MEMS) device | |
US9090452B2 (en) | Mechanism for forming MEMS device | |
US9975757B2 (en) | Wafer Level Hermetic Seal Process for microelectromechanical systems (MEMS) devices | |
US9567206B2 (en) | Structures and formation methods of micro-electro mechanical system device | |
US9695039B1 (en) | Multi-pressure MEMS package | |
US9650241B2 (en) | Method for providing a MEMS device with a plurality of sealed enclosures having uneven standoff structures and MEMS device thereof | |
US10160640B2 (en) | Mechanisms for forming micro-electro mechanical system device | |
US11542151B2 (en) | MEMS apparatus with anti-stiction layer | |
US11667522B2 (en) | MEMS package comprising multi-depth trenches | |
US11713242B2 (en) | MEMS device with dummy-area utilization for pressure enhancement | |
CN108217580A (en) | The forming method of encapsulation | |
US9316704B2 (en) | Magnetic sensor and forming method | |
US11312615B2 (en) | Method to form a rough crystalline surface |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHEN, TING-JUNG;REEL/FRAME:053343/0573 Effective date: 20200526 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT RECEIVED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |