US20210306583A1 - Image sensors having an adjustable current source for column settling speedup - Google Patents
Image sensors having an adjustable current source for column settling speedup Download PDFInfo
- Publication number
- US20210306583A1 US20210306583A1 US15/929,729 US202015929729A US2021306583A1 US 20210306583 A1 US20210306583 A1 US 20210306583A1 US 202015929729 A US202015929729 A US 202015929729A US 2021306583 A1 US2021306583 A1 US 2021306583A1
- Authority
- US
- United States
- Prior art keywords
- coupled
- image sensor
- transistor
- current source
- slew rate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H04N5/3698—
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/709—Circuitry for control of the power supply
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/71—Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors
- H04N25/75—Circuitry for providing, modifying or processing image signals from the pixel array
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
- H04N25/77—Pixel circuitry, e.g. memories, A/D converters, pixel amplifiers, shared circuits or shared components
-
- H04N5/378—
Definitions
- This relates generally to imaging devices, and more particularly, to imaging sensors having column lines for pixel readout.
- Image sensors are commonly used in electronic devices such as cellular telephones, cameras, and computers to capture images.
- an image sensor includes an array of image pixels arranged in pixel rows and pixel columns. Circuitry may be coupled to each pixel column for reading out image signals from the image pixels.
- FIG. 1 is a diagram of an illustrative electronic device having an image sensor in accordance with an embodiment.
- FIG. 2 is a diagram of an illustrative pixel array and associated readout circuitry for reading out image signals in an image sensor in accordance with an embodiment.
- FIG. 3 is a diagram of an illustrative imaging pixel that is coupled to readout circuitry in accordance with an embodiment.
- FIG. 4 is a diagram of an illustrative image sensor having a column of imaging pixels coupled to readout circuitry in accordance with an embodiment.
- FIG. 5 is a diagram showing illustrative readout circuitry in an image sensor that includes an adjustable current source and slew rate sensing and current source control circuitry in accordance with an embodiment.
- FIG. 6 is a diagram showing illustrative components of the adjustable current source and slew rate sensing and current source control circuitry of FIG. 5 in accordance with an embodiment.
- Embodiments of the present invention relate to image sensors. It will be recognized by one skilled in the art that the present exemplary embodiments may be practiced without some or all of these specific details. In other instances, well-known operations have not been described in detail in order not to unnecessarily obscure the present embodiments.
- Electronic devices such as digital cameras, computers, cellular telephones, and other electronic devices may include image sensors that gather incoming light to capture an image.
- the image sensors may include arrays of pixels.
- the pixels in the image sensors may include photosensitive elements such as photodiodes that convert the incoming light into image signals.
- Image sensors may have any number of pixels (e.g., hundreds or thousands or more).
- a typical image sensor may, for example, have hundreds of thousands or millions of pixels (e.g., megapixels).
- Image sensors may include control circuitry such as circuitry for operating the pixels and readout circuitry for reading out image signals corresponding to the electric charge generated by the photosensitive elements.
- FIG. 1 is a diagram of an illustrative imaging and response system including an imaging system that uses an image sensor to capture images.
- System 100 of FIG. 1 may be an electronic device such as a camera, a cellular telephone, a video camera, or other electronic device that captures digital image data, may be a vehicle safety system (e.g., an active braking system or other vehicle safety system), or may be a surveillance system.
- vehicle safety system e.g., an active braking system or other vehicle safety system
- surveillance system e.g., a surveillance system.
- system 100 may include an imaging system such as imaging system 10 and host subsystems such as host subsystem 20 .
- Imaging system 10 may include camera module 12 .
- Camera module 12 may include one or more image sensors 14 and one or more lenses.
- Each image sensor in camera module 12 may be identical or there may be different types of image sensors in a given image sensor array integrated circuit.
- each lens may focus light onto an associated image sensor 14 .
- Image sensor 14 may include photosensitive elements (i.e., pixels) that convert the light into digital data.
- Image sensors may have any number of pixels (e.g., hundreds, thousands, millions, or more).
- a typical image sensor may, for example, have millions of pixels (e.g., megapixels).
- image sensor 14 may include bias circuitry (e.g., source follower load circuits), sample and hold circuitry, correlated double sampling (CDS) circuitry, amplifier circuitry, analog-to-digital converter circuitry, data output circuitry, memory (e.g., buffer circuitry), address circuitry, etc.
- bias circuitry e.g., source follower load circuits
- sample and hold circuitry sample and hold circuitry
- CDS correlated double sampling circuitry
- amplifier circuitry e.g., analog-to-digital converter circuitry
- data output circuitry e.g., data output circuitry
- memory e.g., buffer circuitry
- Image processing and data formatting circuitry 16 may be used to perform image processing functions such as data formatting, adjusting white balance and exposure, implementing video image stabilization, face detection, etc. Image processing and data formatting circuitry 16 may also be used to compress raw camera image files if desired (e.g., to Joint Photographic Experts Group or JPEG format).
- JPEG Joint Photographic Experts Group
- camera sensor 14 and image processing and data formatting circuitry 16 are implemented on a common semiconductor substrate (e.g., a common silicon image sensor integrated circuit die).
- a common semiconductor substrate e.g., a common silicon image sensor integrated circuit die.
- camera sensor 14 and image processing circuitry 16 may be formed on separate semiconductor substrates. For example, camera sensor 14 and image processing circuitry 16 may be formed on separate substrates that have been stacked.
- Imaging system 10 may convey acquired image data to host subsystem 20 over path 18 .
- Host subsystem 20 may include processing software for detecting objects in images, detecting motion of objects between image frames, determining distances to objects in images, filtering or otherwise processing images provided by imaging system 10 .
- system 100 may provide a user with numerous high-level functions.
- host subsystem 20 of system 100 may have input-output devices 22 such as keypads, input-output ports, joysticks, and displays and storage and processing circuitry 24 .
- Storage and processing circuitry 24 may include volatile and nonvolatile memory (e.g., random-access memory, flash memory, hard drives, solid-state drives, etc.).
- Storage and processing circuitry 24 may also include microprocessors, microcontrollers, digital signal processors, application specific integrated circuits, etc.
- FIG. 2 An example of an arrangement for camera module 12 of FIG. 1 is shown in FIG. 2 .
- camera module 12 includes image sensor 14 and control and processing circuitry 44 .
- Control and processing circuitry 44 may correspond to image processing and data formatting circuitry 16 in FIG. 1 .
- Image sensor 14 may include a pixel array such as array 32 of pixels 34 (sometimes referred to herein as image sensor pixels, imaging pixels, or image pixels 34 ) and may also include control circuitry 40 and 42 .
- Control and processing circuitry 44 may be coupled to row control circuitry 40 and may be coupled to column control and readout circuitry 42 via data and control path 26 .
- Row control circuitry 40 may receive row addresses from control and processing circuitry 44 and may supply corresponding row control signals to image pixels 34 over control paths 36 (e.g., dual conversion gain control signals, pixel reset control signals, charge transfer control signals, blooming control signals, row select control signals, or any other desired pixel control signals).
- Column control and readout circuitry 42 may be coupled to the columns of pixel array 32 via one or more conductive lines such as column lines 38 .
- Column lines 38 may be coupled to each column of image pixels 34 in image pixel array 32 (e.g., each column of pixels may be coupled to a corresponding column line 38 ). Column lines 38 may be used for reading out image signals from image pixels 34 and for supplying bias signals (e.g., bias currents or bias voltages) to image pixels 34 .
- bias signals e.g., bias currents or bias voltages
- a pixel row in image pixel array 32 may be selected using row control circuitry 40 and image data associated with image pixels 34 of that pixel row may be read out by column control and readout circuitry 42 on column lines 38 .
- Column control and readout circuitry 42 may include column circuitry such as column amplifiers for amplifying signals read out from array 32 , sample and hold circuitry for sampling and storing signals read out from array 32 , analog-to-digital converter circuits for converting read out analog signals to corresponding digital signals, and column memory for storing the read out signals and any other desired data.
- Column control and readout circuitry 42 may output digital pixel values to control and processing circuitry 44 over line 26 .
- Array 32 may have any number of rows and columns. In general, the size of array 32 and the number of rows and columns in array 32 will depend on the particular implementation of image sensor 14 . While rows and columns are generally described herein as being horizontal and vertical, respectively, rows and columns may refer to any grid-like structure (e.g., features described herein as rows may be arranged vertically and features described herein as columns may be arranged horizontally).
- Pixel array 32 may be provided with a color filter array having multiple color filter elements which allows a single image sensor to sample light of different colors.
- image sensor pixels such as the image pixels in array 32 may be provided with a color filter array which allows a single image sensor to sample red, green, and blue (RGB) light using corresponding red, green, and blue image sensor pixels arranged in a Bayer mosaic pattern.
- the Bayer mosaic pattern consists of a repeating unit cell of two-by-two image pixels, with two green image pixels diagonally opposite one another and adjacent to a red image pixel diagonally opposite to a blue image pixel.
- the green pixels in a Bayer pattern are replaced by broadband image pixels having broadband color filter elements (e.g., clear color filter elements, yellow color filter elements, etc.).
- broadband color filter elements e.g., clear color filter elements, yellow color filter elements, etc.
- array 32 may be part of a stacked-die arrangement in which pixels 34 of array 32 are split between two or more stacked substrates.
- each of the pixels 34 in the array 32 may be split between the two dies at any desired node within the pixel.
- a node such as the floating diffusion node may be formed across two dies.
- Pixel circuitry that includes the photodiode and the circuitry coupled between the photodiode and the desired node (such as the floating diffusion node, in the present example) may be formed on a first die, and the remaining pixel circuitry may be formed on a second die.
- the desired node may be formed on (i.e., as a part of) a coupling structure (such as a conductive pad, a micro-pad, a conductive interconnect structure, or a conductive via) that connects the two dies.
- the coupling structure Before the two dies are bonded, the coupling structure may have a first portion on the first die and may have a second portion on the second die.
- the first die and the second die may be bonded to each other such that first portion of the coupling structure and the second portion of the coupling structure are bonded together and are electrically coupled.
- the first and second portions of the coupling structure may be compression bonded to each other. However, this is merely illustrative.
- the first and second portions of the coupling structures formed on the respective first and second dies may be bonded together using any metal-to-metal bonding technique, such as soldering or welding.
- the desired node in the pixel circuit that is split across the two dies may be a floating diffusion node.
- the desired node in the pixel circuit that is split across the two dies may be the node between a floating diffusion region and the gate of a source follower transistor (i.e., the floating diffusion node may be formed on the first die on which the photodiode is formed, while the coupling structure may connect the floating diffusion node to the source follower transistor on the second die), the node between a floating diffusion region and a source-drain node of a transfer transistor (i.e., the floating diffusion node may be formed on the second die on which the photodiode is not located), the node between a source-drain node of a source follower transistor and a row select transistor, or any other desired node of the pixel circuit.
- array 32 , row control circuitry 40 , column control and readout circuitry 42 , and control and processing circuitry 44 may be split between two or more stacked substrates.
- array 32 may be formed in a first substrate and row control circuitry 40 , column control and readout circuitry 42 , and control and processing circuitry 44 may be formed in a second substrate.
- array 32 may be split between first and second substrates (using one of the pixel splitting schemes described above) and row control circuitry 40 , column control and readout circuitry 42 , and control and processing circuitry 44 may be formed in a third substrate.
- FIG. 3 is a diagram of an illustrative imaging pixel that may be included in an image sensor.
- imaging pixel 34 may include a photosensitive element 102 (e.g., a photodiode).
- Photosensitive element 102 has a first terminal that is coupled to ground.
- the second terminal of photosensitive element 102 is coupled to transfer transistor 104 .
- Transfer transistor 104 is coupled to floating diffusion region 106 (FD) (which may have an associated floating diffusion capacitance).
- a reset transistor 108 may be coupled between floating diffusion region FD and bias voltage supply terminal 110 .
- Bias voltage supply terminal 110 may provide a bias voltage (V AA ).
- Photosensitive element 102 may be a doped semiconductor region (e.g., a region in a silicon substrate that is doped by ion implantation, impurity diffusion, or other doping process).
- Floating diffusion region FD may also be a doped semiconductor region.
- Floating diffusion region 106 is coupled to readout circuitry 112 .
- Readout circuitry 112 may be configured to sample the charge at floating diffusion region 106 .
- each transistor is illustrated as having three terminals: a source, a drain, and a gate.
- the source and drain terminals of each transistor may be changed depending on how the transistors are biased and the type of transistor used.
- the source and drain terminals are sometimes referred to herein as source-drain terminals or simply terminals.
- a gate terminal of transfer transistor 104 receives control signal TX.
- a gate terminal of reset transistor 108 receives control signal RST.
- Control signals TX and RST may be provided by row control circuitry (e.g., row control circuitry 40 in FIG. 2 ) over control paths (e.g., control paths 36 in FIG. 2 ).
- photodiode 102 may accumulate charge in response to incident light.
- the amount of charge accumulated in photodiode 102 may be proportional to the intensity of the incident light and the integration time (e.g., the exposure time).
- transfer transistor 104 may be asserted (by asserting control signal TX). Asserting transfer transistor 104 transfers charge from photodiode 102 to floating diffusion region 106 . The charge in floating diffusion region 106 may then be sampled by readout circuitry 112 .
- Reset transistor 108 may be asserted to reset the charge at floating diffusion region 106 .
- Reset transistor 108 and transfer transistor 104 may be asserted to reset the charge at photodiode 102 .
- the pixel 34 may include an anti-blooming transistor, a dual conversion gain transistor, a dual conversion gain capacitor, one or more overflow capacitors, one or more overflow transistors, one or more charge storage regions in addition to the floating diffusion region, etc.
- FIG. 3 shows a single imaging pixel that is coupled to readout circuitry 112 .
- an image sensor may include an array of imaging pixels arranged in rows and columns. Each column of imaging pixels in the image sensor may be coupled to respective readout circuitry (e.g., at least some of the readout circuitry is shared between pixels in a given column). This type of arrangement is shown in FIG. 4 .
- FIG. 4 is a diagram of an image sensor 14 including imaging pixels in a single column that are coupled to readout circuitry 112 .
- FIG. 4 shows imaging pixels 34 - 1 , 34 - 2 , and 34 - 3 in a given column of imaging pixels.
- Each imaging pixel may include any desired pixel circuitry, as discussed above in connection with FIG. 3 .
- the pixels 34 - 1 , 34 - 2 , and 34 - 3 may include the photodiode, transfer transistor, floating diffusion region, and reset transistor of FIG. 3 .
- FIG. 4 explicitly shows how each imaging pixel may include a floating diffusion region 106 coupled to a source follower transistor 114 .
- Each source follower transistor 114 (SF) has a gate terminal coupled to floating diffusion region FD (and optionally a first terminal of reset transistor 108 in FIG. 3 ).
- Source follower transistor 114 also has a first source-drain terminal coupled to bias voltage supply terminal 110 .
- the second source-drain terminal of the source follower transistor is coupled to row select transistor 116 .
- Row select transistor 116 is coupled between source follower transistor 114 and column output line 118 .
- Each pixel in a given column may be coupled to respective column line 118 .
- Each column line may be coupled to respective readout circuitry 112 .
- a gate terminal of row select transistor 116 receives control signal RS.
- Control signal RS may be provided by row control circuitry (e.g., row control circuitry 40 in FIG. 2 ) over control paths (e.g., control paths 36 in FIG. 2 ).
- row control circuitry e.g., row control circuitry 40 in FIG. 2
- control paths e.g., control paths 36 in FIG. 2 .
- that row's control signal RS may be asserted to connect that row of pixels to the column output lines.
- the rows of pixels may be read out in a row-by-row manner (with each row subsequently being coupled to the column output line 118 and readout circuitry 112 ).
- Source follower transistor 114 and row select transistor 116 are included in each pixel in the array, but may be used for readout operations. These transistors may sometimes be referred to as per-pixel readout circuitry. These transistors may also be considered to be part of pixels 34 . These transistors may also be considered to be part of readout circuitry 112 .
- FIG. 5 is a schematic diagram showing an illustrative arrangement for readout circuitry 112 .
- column output line 118 (with output voltage PIXOUT) may be coupled to an adjustable current source 202 .
- Sample and hold circuitry 122 is also coupled to column output line 118 and pixel capacitor 222 (Cpix).
- slew rate sensing and current source control circuitry 220 (sometimes referred to as control circuitry 220 , current source control circuitry 220 , slew rate sensing circuitry 220 , etc.) is coupled to column output line 118 (and thus output voltage PIXOUT).
- row select transistor 116 When it is desired to sample a signal from the floating diffusion region FD, row select transistor 116 may be asserted. After the row select transistor is asserted, sample and hold circuitry 122 may be used to obtain and store the voltage (PIXOUT) of column output line 118 that is indicative of the voltage on floating diffusion region FD. However, there may be a delay between asserting row select transistor 116 and the settling of the voltage (PIXOUT) of column output line 118 . This delay may sometimes be referred to as the settling time. In general, the settling time may be inversely proportional to the magnitude of the total bias current provided by current source 202 .
- Adjustable current source 202 may provide a bias current (IBIAs). Adjustable current source 202 may increase the magnitude of the bias current when the slew rate of PIXOUT is greater than a threshold. Slew rate may refer to the change in voltage over time of PIXOUT. When the slew rate is low, PIXOUT is not changing quickly and is therefore close to having settled. For example, a slew rate of 0 means that PIXOUT has completely settled. If the slew rate is high, PIXOUT is changing quickly and is therefore in the middle of the settling process. Increasing the bias current when the slew rate is high therefore ensures that the settling time is reduced.
- IBIAs bias current
- the bias current is reduced to a lower magnitude. This ensures that the settling time is fast enough for unattenuated readout even at fast frame rates and high resolution. However, because the higher current magnitude is only applied when needed, power consumption is minimized.
- Slew rate sensing and current source control circuitry 220 may detect the slew rate of PIXOUT and control adjustable current source 202 accordingly. For example, when the slew rate is above a threshold, slew rate sensing and current source control circuitry 220 increases the bias voltage supplied by adjustable current source 202 . When the slew rate drops below the threshold, slew rate sensing and current source control circuitry 220 decreases the bias voltage supplied by adjustable current source 202 .
- the slew rate threshold may be any desired value (e.g., 5 V/ ⁇ s, greater than 1 V/ ⁇ s, greater than 0.1 V/ ⁇ s, greater than 10 V/ ⁇ s, greater than 25 V/ ⁇ s, less than 1 V/ ⁇ s, less than 0.1 V/ ⁇ s, less than 10 V/ ⁇ s, less than 25 V/ ⁇ s, between 1 V/ ⁇ s and 20 V/ ⁇ s, between 1 V/ ⁇ s and 10 V/ ⁇ s, between 4 V/ ⁇ s and 6 V/ ⁇ s, etc.).
- 5 V/ ⁇ s greater than 1 V/ ⁇ s, greater than 0.1 V/ ⁇ s, greater than 10 V/ ⁇ s, greater than 25 V/ ⁇ s, less than 1 V/ ⁇ s, less than 0.1 V/ ⁇ s, less than 10 V/ ⁇ s, less than 25 V/ ⁇ s, between 1 V/ ⁇ s and 20 V/ ⁇ s, between 1 V/ ⁇ s and 10 V/ ⁇ s, between 4 V/ ⁇ s and 6 V/ ⁇ s, etc.
- Sample and hold circuitry 122 may include any desired components.
- sample and hold circuitry 122 may include one or more capacitors, one or more analog-to-digital converters, one or more digital-to-analog converters, one or more comparators, one or more reference voltage supplies, etc.
- FIG. 6 is a diagram showing an illustrative arrangement for adjustable current source 202 and slew rate sensing and current source control circuitry 220 .
- Current source 202 includes transistors 212 (T 1 ), 214 (T 2 ), and 216 (T 3 ) coupled in series between row select transistor 116 and ground (e.g., a ground voltage AGND provided by bias voltage supply terminal 204 ).
- Bias voltage supply terminal 204 may sometimes be referred to as ground voltage supply terminal 204 , ground terminal 204 , ground 204 , etc.
- a bias voltage VLN is provided from bias voltage supply terminal 206 to the gates of transistors 214 and 216 .
- a switch 208 may optionally be included between the bias voltage supply terminal 206 and the gates of T 2 and T 3 .
- Capacitor 210 may be coupled between bias voltage supply terminal 206 and ground terminal 204 .
- Transistor 212 is an optional cascode transistor that is coupled between row select transistor 116 and transistor 214 .
- Transistor 218 (T 4 ) has a first terminal that is coupled to a node A that is interposed between T 2 and T 3 . The second terminal of transistor 218 is coupled to ground. T 4 may therefore effectively short out T 3 from being in series with T 2 .
- T 2 and T 3 are connected in series, The T 2 /T 3 combination acts as one current device and uses more current than when T 3 is shorted out. Therefore, when T 4 is asserted and T 3 is shorted out, the magnitude of the bias current provided by current source 202 increases.
- I BIAS current-to-ground-to-ground-to-ground-to-ground-to-ground-to-ground-to-ground-to-ground-to-ground-to-ground-to-ground-to-ground-to-ground-to-ground-to-ground-to-ground-to-ground-to-ground-to-ground-to-ground-to-ground-to-ground-to-ground-to-ground-to-ground-to-ground-to-producing current onto column output line 118 decreases. Therefore, a large I BIAS may ensure that the settling time is fast enough for unattenuated readout even at fast frame rates and high resolution. However, despite desirably decreasing the settling time, increasing bias current I BIAS may also undesirably increase power consumption, reduce output swing, and increase noise.
- I BIAS current
- the image sensor of FIG. 6 allows for selective increasing of the total bias current applied to the column output line using current source 202 (sometimes referred to as adjustable current source 202 , variable current source 202 , etc.).
- current source 202 sometimes referred to as adjustable current source 202 , variable current source 202 , etc.
- the bias current may be at a first magnitude (e.g., I BIAS_2 ).
- Asserting transistor 218 may increase the bias current to a second magnitude (e.g., I BIAS_2 ) that is greater than the first magnitude.
- Transistor 218 in adjustable current source 202 may be asserted (to raise the bias current magnitude) only when the slew rate of PIXOUT is greater than a threshold.
- transistor 218 When the slew rate is low, PIXOUT is not changing quickly and is therefore close to having settled. In this case, transistor 218 may be deasserted since additional current is not required to speed up settling. If the slew rate is high, PIXOUT is changing quickly and is therefore in the middle of the settling process. In this case, transistor 218 may be asserted to increasing the bias current and speed up settling. However, once PIXOUT has settled (and the slew rate drops below the threshold), the bias current is reduced to a lower magnitude.
- readout circuitry 112 includes slew rate sensing and current source control circuitry 220 .
- Slew rate sensing and current source control circuitry 220 includes a transistor 236 (T 5 ) having a gate coupled to column output line 118 .
- Transistor 236 may therefore be referred to as a source follower transistor.
- Transistor 236 has a source terminal coupled to switch 232 (S 3 ). S 3 is coupled between transistor 236 and node B.
- a first capacitor 224 (C 1 ) is coupled to node B.
- a second capacitor 226 (C 2 ) is also coupled to node B.
- An intervening resistor R is coupled between node B and capacitor C 2 .
- a switch 228 (S 1 ) is coupled between node B and bias voltage supply terminal 110 .
- a switch 230 (S 2 ) is coupled between capacitor C 2 and ground.
- a switch 234 (S 4 ) is coupled between capacitor C 2 and bias voltage supply terminal 110 .
- Transistor 242 (T 6 ) has a first terminal coupled to transistor 236 (e.g., the source terminal of T 6 is coupled to the drain terminal of T 5 ). Transistor 242 has a second terminal coupled to ground and a gate terminal that is coupled to bias voltage supply terminal 206 .
- Transistor 244 (T 7 ) has a first terminal coupled to transistor 236 (e.g., the source terminal of T 7 is coupled to the source terminal of T 5 ). Transistor 244 has a second terminal coupled to ground and a gate terminal that is coupled between node X and T 6 . Node X is coupled between transistor 236 and transistor 242 .
- Node X is coupled to the input of inverter 238 . Therefore, inverter 238 outputs an inverted version of the voltage at node X.
- the output of inverter 238 is coupled to the R-input of latch circuit 240 (sometimes referred to as flip-flop 240 or SR latch 240 ).
- Latch circuit 240 has an R-input, an S-input, and an output (Q). Both the inverter and latch circuit may be coupled between a power supply and ground, as shown in FIG. 6 .
- the output of latch circuit 240 may be provided to the gate terminal of transistor 218 . Therefore, the output of latch circuit 240 controls the adjustable current source 202 by selectively asserting transistor T 4 .
- Each one of switches S 1 , S 2 , S 3 , and S 4 in FIG. 6 may be formed by a transistor, a mechanical switch (e.g., a single-pole switch), or any other desired type of switch.
- each of switches S 1 , S 2 , S 3 , and S 4 is formed form a transistor (and may be referred to as transistor S 1 , S 2 , S 3 , and S 4 ).
- Each transistor may have a gate that receives a control signal.
- Switches S 1 and S 2 may receive the same control signal (e.g., a first control signal) and switches S 3 and S 4 may receive the same control signal (e.g., a second control signal).
- the second control signal may be the inverse of the first control signal, in one example.
- a single control signal may be used to control all of transistors S 1 , S 2 , S 3 , and S 4 .
- S 1 and S 2 are always in the same state (e.g., both asserted or both deasserted)
- S 3 and S 4 are always in the same state (e.g., both asserted or both deasserted)
- the state of S 3 and S 4 is the opposite of the state of S 1 and S 2 .
- switches S 1 and S 2 are closed (e.g., asserted) and S 3 and S 4 are opened (e.g., deasserted).
- capacitor C 1 is coupled between bias voltage supply terminal 110 and ground and is pre-charged to V AA .
- Capacitor C 2 is also coupled between bias voltage supply terminal 110 and ground and is pre-charged to V AA .
- S 1 and S 2 may be opened (deasserted) and S 3 and S 4 may be closed (asserted).
- S 4 being closed couples the lower plate of capacitor C 2 to V AA .
- Transistor 242 coupled to the drain of transistor 236 , causes X to be low in cases where the slew rate of PIXOUT is low.
- T 6 has a gate that receives bias voltage VLN (similar to T 2 and T 3 ). However T 6 is sized to have a lower current than T 2 . In other words, T 6 has a channel width to length ratio (W/L) that is different than the width to length ratio of T 2 . In general, a longer length (and therefore a smaller W/L) results in less current than a shorter length (and therefore a higher W/L). Therefore, T 6 may have a longer length and a shorter W/L ratio than T 2 . The ratio of current through T 2 compared to the current through T 6 may be constant.
- the ratio may be greater than 2:1, greater than 3:1, greater than 5:1, greater than 10:1, less than 20:1, less than 10:1, less than 5:1, between 3:1 and 12:1, between 5:1 and 10:1, etc.
- a higher ratio between T 2 /T 6 currents may be desirable.
- manufacturing and layout considerations may need to be taken account to avoid overly increasing the size of T 6 .
- the T 6 size may be selected so that, at low slew rates (e.g., below the selected threshold), X remains low.
- the slew rate is high (e.g., above the selected threshold), however, discharge of C 1 and C 2 is high, resulting in X being raised high. In other words, T 6 is always pulling down node X.
- the slew rate is high enough (e.g., exceeds the slew rate threshold)
- the discharge from C 1 and C 2 is sufficiently high to raise X and flip the output of latch circuit 240 .
- the output of latch circuit 240 may initially be low (e.g., T 4 is deasserted), with adjustable current source 202 having a bias current at a corresponding first magnitude.
- the latch circuit If X is raised high enough to flip the latch circuit (e.g., if the slew rate exceeds the threshold), the latch circuit output flips to be high (e.g., T 4 is asserted). This causes the bias current from adjustable current source 202 to increase from the first magnitude to a second, greater magnitude. Then, if the slew rate drops below the threshold, the latch circuit output flips back to being low, T 4 is deasserted, and the bias current from adjustable current source 202 drops back to the first magnitude.
- T 7 When the PIXOUT slew rate is high, excess current may pass through transistor 244 (T 7 ). A small amount of current (determined by the T 2 /T 6 current ratio) passes through T 6 . The remaining current passes through T 7 . Because the gate terminal of T 7 is coupled to node X, T 7 also sets a ceiling on node X. If care is not taken, T 7 may set a ceiling on node X below the threshold for triggering latch circuit 240 (thus preventing the current source from being boosted during settling). T 7 may therefore be sized to allow X to pass the threshold that triggers inverter 238 and latch circuit 240 appropriately. In an alternate embodiment, the drain of T 7 is connected to its gate, namely node X, making it a diode-connected clamp. Nevertheless, the constraint on the sizing of T 7 given above still applies.
- Transistor 212 has a gate terminal that receives control signal VCASC.
- the S-input of latch circuit 240 may receive a control signal S.
- the S 1 , S 2 , S 3 , and S 4 transistors may receive corresponding control signals (possibly based on a single control signal as discussed above).
- Control signals VCASC, S, and the control signals for S 1 , S 2 , S 3 , and S 4 may be provided by row control circuitry (e.g., row control circuitry 40 in FIG. 2 ) over control paths (e.g., control paths 36 in FIG. 2 ).
- the pixel circuitry may include an anti-blooming transistor, a dual conversion gain transistor, a dual conversion gain capacitor, one or more overflow capacitors, one or more overflow transistors, one or more charge storage regions in addition to the floating diffusion region, etc.
- the readout circuitry of FIGS. 5 and 6 may be used in an image sensor that operates with a rolling shutter (in which each row of pixels sequentially captures an image) or a global shutter (in which every pixel in the image sensor simultaneously captures an image).
Abstract
Description
- This application claims the benefit of and claims priority to Indian Patent Application No. 202011014251, filed Mar. 31, 2020, which is hereby incorporated by reference herein in its entirety.
- This relates generally to imaging devices, and more particularly, to imaging sensors having column lines for pixel readout.
- Image sensors are commonly used in electronic devices such as cellular telephones, cameras, and computers to capture images. In a typical arrangement, an image sensor includes an array of image pixels arranged in pixel rows and pixel columns. Circuitry may be coupled to each pixel column for reading out image signals from the image pixels.
- As image sensors increase in both pixel resolution and frame rate, the amount of time available to read out signals from each row in the image sensor decreases. If care is not taken, there may be insufficient time to properly readout out signals from the image sensor. In these situations, signals may be undesirably attenuated or undesirably large power consumption levels may be needed to readout signals without attenuation.
- It would therefore be desirable to be able to provide improved readout techniques that allow for the sampling of unattenuated signals during short time frames.
-
FIG. 1 is a diagram of an illustrative electronic device having an image sensor in accordance with an embodiment. -
FIG. 2 is a diagram of an illustrative pixel array and associated readout circuitry for reading out image signals in an image sensor in accordance with an embodiment. -
FIG. 3 is a diagram of an illustrative imaging pixel that is coupled to readout circuitry in accordance with an embodiment. -
FIG. 4 is a diagram of an illustrative image sensor having a column of imaging pixels coupled to readout circuitry in accordance with an embodiment. -
FIG. 5 is a diagram showing illustrative readout circuitry in an image sensor that includes an adjustable current source and slew rate sensing and current source control circuitry in accordance with an embodiment. -
FIG. 6 is a diagram showing illustrative components of the adjustable current source and slew rate sensing and current source control circuitry ofFIG. 5 in accordance with an embodiment. - Embodiments of the present invention relate to image sensors. It will be recognized by one skilled in the art that the present exemplary embodiments may be practiced without some or all of these specific details. In other instances, well-known operations have not been described in detail in order not to unnecessarily obscure the present embodiments.
- Electronic devices such as digital cameras, computers, cellular telephones, and other electronic devices may include image sensors that gather incoming light to capture an image. The image sensors may include arrays of pixels. The pixels in the image sensors may include photosensitive elements such as photodiodes that convert the incoming light into image signals. Image sensors may have any number of pixels (e.g., hundreds or thousands or more). A typical image sensor may, for example, have hundreds of thousands or millions of pixels (e.g., megapixels). Image sensors may include control circuitry such as circuitry for operating the pixels and readout circuitry for reading out image signals corresponding to the electric charge generated by the photosensitive elements.
-
FIG. 1 is a diagram of an illustrative imaging and response system including an imaging system that uses an image sensor to capture images.System 100 ofFIG. 1 may be an electronic device such as a camera, a cellular telephone, a video camera, or other electronic device that captures digital image data, may be a vehicle safety system (e.g., an active braking system or other vehicle safety system), or may be a surveillance system. - As shown in
FIG. 1 ,system 100 may include an imaging system such asimaging system 10 and host subsystems such ashost subsystem 20.Imaging system 10 may includecamera module 12.Camera module 12 may include one ormore image sensors 14 and one or more lenses. - Each image sensor in
camera module 12 may be identical or there may be different types of image sensors in a given image sensor array integrated circuit. During image capture operations, each lens may focus light onto an associatedimage sensor 14.Image sensor 14 may include photosensitive elements (i.e., pixels) that convert the light into digital data. Image sensors may have any number of pixels (e.g., hundreds, thousands, millions, or more). A typical image sensor may, for example, have millions of pixels (e.g., megapixels). As examples,image sensor 14 may include bias circuitry (e.g., source follower load circuits), sample and hold circuitry, correlated double sampling (CDS) circuitry, amplifier circuitry, analog-to-digital converter circuitry, data output circuitry, memory (e.g., buffer circuitry), address circuitry, etc. - Still and video image data from
camera sensor 14 may be provided to image processing anddata formatting circuitry 16 viapath 28. Image processing anddata formatting circuitry 16 may be used to perform image processing functions such as data formatting, adjusting white balance and exposure, implementing video image stabilization, face detection, etc. Image processing anddata formatting circuitry 16 may also be used to compress raw camera image files if desired (e.g., to Joint Photographic Experts Group or JPEG format). In a typical arrangement, which is sometimes referred to as a system on chip (SOC) arrangement,camera sensor 14 and image processing anddata formatting circuitry 16 are implemented on a common semiconductor substrate (e.g., a common silicon image sensor integrated circuit die). If desired,camera sensor 14 andimage processing circuitry 16 may be formed on separate semiconductor substrates. For example,camera sensor 14 andimage processing circuitry 16 may be formed on separate substrates that have been stacked. - Imaging system 10 (e.g., image processing and data formatting circuitry 16) may convey acquired image data to host
subsystem 20 overpath 18.Host subsystem 20 may include processing software for detecting objects in images, detecting motion of objects between image frames, determining distances to objects in images, filtering or otherwise processing images provided byimaging system 10. - If desired,
system 100 may provide a user with numerous high-level functions. In a computer or advanced cellular telephone, for example, a user may be provided with the ability to run user applications. To implement these functions,host subsystem 20 ofsystem 100 may have input-output devices 22 such as keypads, input-output ports, joysticks, and displays and storage andprocessing circuitry 24. Storage andprocessing circuitry 24 may include volatile and nonvolatile memory (e.g., random-access memory, flash memory, hard drives, solid-state drives, etc.). Storage andprocessing circuitry 24 may also include microprocessors, microcontrollers, digital signal processors, application specific integrated circuits, etc. - An example of an arrangement for
camera module 12 ofFIG. 1 is shown inFIG. 2 . As shown inFIG. 2 ,camera module 12 includesimage sensor 14 and control andprocessing circuitry 44. Control andprocessing circuitry 44 may correspond to image processing anddata formatting circuitry 16 inFIG. 1 .Image sensor 14 may include a pixel array such asarray 32 of pixels 34 (sometimes referred to herein as image sensor pixels, imaging pixels, or image pixels 34) and may also includecontrol circuitry processing circuitry 44 may be coupled torow control circuitry 40 and may be coupled to column control andreadout circuitry 42 via data andcontrol path 26.Row control circuitry 40 may receive row addresses from control andprocessing circuitry 44 and may supply corresponding row control signals toimage pixels 34 over control paths 36 (e.g., dual conversion gain control signals, pixel reset control signals, charge transfer control signals, blooming control signals, row select control signals, or any other desired pixel control signals). Column control andreadout circuitry 42 may be coupled to the columns ofpixel array 32 via one or more conductive lines such ascolumn lines 38. -
Column lines 38 may be coupled to each column ofimage pixels 34 in image pixel array 32 (e.g., each column of pixels may be coupled to a corresponding column line 38).Column lines 38 may be used for reading out image signals fromimage pixels 34 and for supplying bias signals (e.g., bias currents or bias voltages) toimage pixels 34. During image pixel readout operations, a pixel row inimage pixel array 32 may be selected usingrow control circuitry 40 and image data associated withimage pixels 34 of that pixel row may be read out by column control andreadout circuitry 42 oncolumn lines 38. - Column control and
readout circuitry 42 may include column circuitry such as column amplifiers for amplifying signals read out fromarray 32, sample and hold circuitry for sampling and storing signals read out fromarray 32, analog-to-digital converter circuits for converting read out analog signals to corresponding digital signals, and column memory for storing the read out signals and any other desired data. Column control andreadout circuitry 42 may output digital pixel values to control and processingcircuitry 44 overline 26. -
Array 32 may have any number of rows and columns. In general, the size ofarray 32 and the number of rows and columns inarray 32 will depend on the particular implementation ofimage sensor 14. While rows and columns are generally described herein as being horizontal and vertical, respectively, rows and columns may refer to any grid-like structure (e.g., features described herein as rows may be arranged vertically and features described herein as columns may be arranged horizontally). -
Pixel array 32 may be provided with a color filter array having multiple color filter elements which allows a single image sensor to sample light of different colors. As an example, image sensor pixels such as the image pixels inarray 32 may be provided with a color filter array which allows a single image sensor to sample red, green, and blue (RGB) light using corresponding red, green, and blue image sensor pixels arranged in a Bayer mosaic pattern. The Bayer mosaic pattern consists of a repeating unit cell of two-by-two image pixels, with two green image pixels diagonally opposite one another and adjacent to a red image pixel diagonally opposite to a blue image pixel. In another suitable example, the green pixels in a Bayer pattern are replaced by broadband image pixels having broadband color filter elements (e.g., clear color filter elements, yellow color filter elements, etc.). These examples are merely illustrative and, in general, color filter elements of any desired color and in any desired pattern may be formed over any desired number ofimage pixels 34. - If desired,
array 32 may be part of a stacked-die arrangement in whichpixels 34 ofarray 32 are split between two or more stacked substrates. In such an arrangement, each of thepixels 34 in thearray 32 may be split between the two dies at any desired node within the pixel. As an example, a node such as the floating diffusion node may be formed across two dies. Pixel circuitry that includes the photodiode and the circuitry coupled between the photodiode and the desired node (such as the floating diffusion node, in the present example) may be formed on a first die, and the remaining pixel circuitry may be formed on a second die. The desired node may be formed on (i.e., as a part of) a coupling structure (such as a conductive pad, a micro-pad, a conductive interconnect structure, or a conductive via) that connects the two dies. Before the two dies are bonded, the coupling structure may have a first portion on the first die and may have a second portion on the second die. The first die and the second die may be bonded to each other such that first portion of the coupling structure and the second portion of the coupling structure are bonded together and are electrically coupled. If desired, the first and second portions of the coupling structure may be compression bonded to each other. However, this is merely illustrative. If desired, the first and second portions of the coupling structures formed on the respective first and second dies may be bonded together using any metal-to-metal bonding technique, such as soldering or welding. - As mentioned above, the desired node in the pixel circuit that is split across the two dies may be a floating diffusion node. Alternatively, the desired node in the pixel circuit that is split across the two dies may be the node between a floating diffusion region and the gate of a source follower transistor (i.e., the floating diffusion node may be formed on the first die on which the photodiode is formed, while the coupling structure may connect the floating diffusion node to the source follower transistor on the second die), the node between a floating diffusion region and a source-drain node of a transfer transistor (i.e., the floating diffusion node may be formed on the second die on which the photodiode is not located), the node between a source-drain node of a source follower transistor and a row select transistor, or any other desired node of the pixel circuit.
- In general,
array 32,row control circuitry 40, column control andreadout circuitry 42, and control andprocessing circuitry 44 may be split between two or more stacked substrates. In one example,array 32 may be formed in a first substrate androw control circuitry 40, column control andreadout circuitry 42, and control andprocessing circuitry 44 may be formed in a second substrate. In another example,array 32 may be split between first and second substrates (using one of the pixel splitting schemes described above) androw control circuitry 40, column control andreadout circuitry 42, and control andprocessing circuitry 44 may be formed in a third substrate. -
FIG. 3 is a diagram of an illustrative imaging pixel that may be included in an image sensor. As shown inFIG. 3 ,imaging pixel 34 may include a photosensitive element 102 (e.g., a photodiode).Photosensitive element 102 has a first terminal that is coupled to ground. The second terminal ofphotosensitive element 102 is coupled to transfertransistor 104.Transfer transistor 104 is coupled to floating diffusion region 106 (FD) (which may have an associated floating diffusion capacitance). Areset transistor 108 may be coupled between floating diffusion region FD and biasvoltage supply terminal 110. Biasvoltage supply terminal 110 may provide a bias voltage (VAA).Photosensitive element 102 may be a doped semiconductor region (e.g., a region in a silicon substrate that is doped by ion implantation, impurity diffusion, or other doping process). Floating diffusion region FD may also be a doped semiconductor region. Floatingdiffusion region 106 is coupled toreadout circuitry 112.Readout circuitry 112 may be configured to sample the charge at floatingdiffusion region 106. - In this application, each transistor is illustrated as having three terminals: a source, a drain, and a gate. The source and drain terminals of each transistor may be changed depending on how the transistors are biased and the type of transistor used. For the sake of simplicity, the source and drain terminals are sometimes referred to herein as source-drain terminals or simply terminals.
- A gate terminal of
transfer transistor 104 receives control signal TX. A gate terminal ofreset transistor 108 receives control signal RST. Control signals TX and RST may be provided by row control circuitry (e.g.,row control circuitry 40 inFIG. 2 ) over control paths (e.g.,control paths 36 inFIG. 2 ). - During operation of the imaging pixel,
photodiode 102 may accumulate charge in response to incident light. The amount of charge accumulated inphotodiode 102 may be proportional to the intensity of the incident light and the integration time (e.g., the exposure time). When it is desired to sample the amount of charge accumulated inphotodiode 102,transfer transistor 104 may be asserted (by asserting control signal TX). Assertingtransfer transistor 104 transfers charge fromphotodiode 102 to floatingdiffusion region 106. The charge in floatingdiffusion region 106 may then be sampled byreadout circuitry 112.Reset transistor 108 may be asserted to reset the charge at floatingdiffusion region 106.Reset transistor 108 andtransfer transistor 104 may be asserted to reset the charge atphotodiode 102. - It should be noted the arrangement of
pixel 34 herein is merely illustrative. In general, any desired pixel circuitry may be used. The pixel may include an anti-blooming transistor, a dual conversion gain transistor, a dual conversion gain capacitor, one or more overflow capacitors, one or more overflow transistors, one or more charge storage regions in addition to the floating diffusion region, etc. -
FIG. 3 shows a single imaging pixel that is coupled toreadout circuitry 112. It should be understood that, in practice, an image sensor may include an array of imaging pixels arranged in rows and columns. Each column of imaging pixels in the image sensor may be coupled to respective readout circuitry (e.g., at least some of the readout circuitry is shared between pixels in a given column). This type of arrangement is shown inFIG. 4 . -
FIG. 4 is a diagram of animage sensor 14 including imaging pixels in a single column that are coupled toreadout circuitry 112.FIG. 4 shows imaging pixels 34-1, 34-2, and 34-3 in a given column of imaging pixels. Each imaging pixel may include any desired pixel circuitry, as discussed above in connection withFIG. 3 . In one example, the pixels 34-1, 34-2, and 34-3 may include the photodiode, transfer transistor, floating diffusion region, and reset transistor ofFIG. 3 . -
FIG. 4 explicitly shows how each imaging pixel may include a floatingdiffusion region 106 coupled to asource follower transistor 114. Each source follower transistor 114 (SF) has a gate terminal coupled to floating diffusion region FD (and optionally a first terminal ofreset transistor 108 inFIG. 3 ).Source follower transistor 114 also has a first source-drain terminal coupled to biasvoltage supply terminal 110. The second source-drain terminal of the source follower transistor is coupled to rowselect transistor 116. Rowselect transistor 116 is coupled betweensource follower transistor 114 andcolumn output line 118. Each pixel in a given column may be coupled torespective column line 118. Each column line may be coupled torespective readout circuitry 112. - A gate terminal of row
select transistor 116 receives control signal RS. Control signal RS may be provided by row control circuitry (e.g.,row control circuitry 40 inFIG. 2 ) over control paths (e.g.,control paths 36 inFIG. 2 ). When a given row of pixels is being read out, that row's control signal RS may be asserted to connect that row of pixels to the column output lines. The rows of pixels may be read out in a row-by-row manner (with each row subsequently being coupled to thecolumn output line 118 and readout circuitry 112). -
Source follower transistor 114 and rowselect transistor 116 are included in each pixel in the array, but may be used for readout operations. These transistors may sometimes be referred to as per-pixel readout circuitry. These transistors may also be considered to be part ofpixels 34. These transistors may also be considered to be part ofreadout circuitry 112. -
FIG. 5 is a schematic diagram showing an illustrative arrangement forreadout circuitry 112. As shown, column output line 118 (with output voltage PIXOUT) may be coupled to an adjustablecurrent source 202. Sample and holdcircuitry 122 is also coupled tocolumn output line 118 and pixel capacitor 222 (Cpix). Additionally, slew rate sensing and current source control circuitry 220 (sometimes referred to ascontrol circuitry 220, currentsource control circuitry 220, slewrate sensing circuitry 220, etc.) is coupled to column output line 118 (and thus output voltage PIXOUT). - When it is desired to sample a signal from the floating diffusion region FD, row
select transistor 116 may be asserted. After the row select transistor is asserted, sample and holdcircuitry 122 may be used to obtain and store the voltage (PIXOUT) ofcolumn output line 118 that is indicative of the voltage on floating diffusion region FD. However, there may be a delay between asserting rowselect transistor 116 and the settling of the voltage (PIXOUT) ofcolumn output line 118. This delay may sometimes be referred to as the settling time. In general, the settling time may be inversely proportional to the magnitude of the total bias current provided bycurrent source 202. - Adjustable
current source 202 may provide a bias current (IBIAs). Adjustablecurrent source 202 may increase the magnitude of the bias current when the slew rate of PIXOUT is greater than a threshold. Slew rate may refer to the change in voltage over time of PIXOUT. When the slew rate is low, PIXOUT is not changing quickly and is therefore close to having settled. For example, a slew rate of 0 means that PIXOUT has completely settled. If the slew rate is high, PIXOUT is changing quickly and is therefore in the middle of the settling process. Increasing the bias current when the slew rate is high therefore ensures that the settling time is reduced. However, once PIXOUT has settled, the bias current is reduced to a lower magnitude. This ensures that the settling time is fast enough for unattenuated readout even at fast frame rates and high resolution. However, because the higher current magnitude is only applied when needed, power consumption is minimized. - Slew rate sensing and current
source control circuitry 220 may detect the slew rate of PIXOUT and control adjustablecurrent source 202 accordingly. For example, when the slew rate is above a threshold, slew rate sensing and currentsource control circuitry 220 increases the bias voltage supplied by adjustablecurrent source 202. When the slew rate drops below the threshold, slew rate sensing and currentsource control circuitry 220 decreases the bias voltage supplied by adjustablecurrent source 202. The slew rate threshold may be any desired value (e.g., 5 V/μs, greater than 1 V/μs, greater than 0.1 V/μs, greater than 10 V/μs, greater than 25 V/μs, less than 1 V/μs, less than 0.1 V/μs, less than 10 V/μs, less than 25 V/μs, between 1 V/μs and 20 V/μs, between 1 V/μs and 10 V/μs, between 4 V/μs and 6 V/μs, etc.). - Sample and hold
circuitry 122 may include any desired components. For example, sample and holdcircuitry 122 may include one or more capacitors, one or more analog-to-digital converters, one or more digital-to-analog converters, one or more comparators, one or more reference voltage supplies, etc. -
FIG. 6 is a diagram showing an illustrative arrangement for adjustablecurrent source 202 and slew rate sensing and currentsource control circuitry 220.Current source 202 includes transistors 212 (T1), 214 (T2), and 216 (T3) coupled in series between rowselect transistor 116 and ground (e.g., a ground voltage AGND provided by bias voltage supply terminal 204). Biasvoltage supply terminal 204 may sometimes be referred to as groundvoltage supply terminal 204,ground terminal 204,ground 204, etc. A bias voltage VLN is provided from biasvoltage supply terminal 206 to the gates oftransistors switch 208 may optionally be included between the biasvoltage supply terminal 206 and the gates of T2 and T3.Capacitor 210 may be coupled between biasvoltage supply terminal 206 andground terminal 204. -
Transistor 212 is an optional cascode transistor that is coupled between rowselect transistor 116 andtransistor 214. Transistor 218 (T4) has a first terminal that is coupled to a node A that is interposed between T2 and T3. The second terminal oftransistor 218 is coupled to ground. T4 may therefore effectively short out T3 from being in series with T2. When T2 and T3 are connected in series, The T2/T3 combination acts as one current device and uses more current than when T3 is shorted out. Therefore, when T4 is asserted and T3 is shorted out, the magnitude of the bias current provided bycurrent source 202 increases. -
Current source 202 applies a current (e.g., IBIAS) to the column output line. As the magnitude of IBIAS increases, the settling time associated with sampling a voltage ontocolumn output line 118 decreases. Therefore, a large IBIAS may ensure that the settling time is fast enough for unattenuated readout even at fast frame rates and high resolution. However, despite desirably decreasing the settling time, increasing bias current IBIAS may also undesirably increase power consumption, reduce output swing, and increase noise. - To decrease settling time while mitigating power consumption, the image sensor of
FIG. 6 allows for selective increasing of the total bias current applied to the column output line using current source 202 (sometimes referred to as adjustablecurrent source 202, variablecurrent source 202, etc.). When transistor 218 (T4) is deasserted, the bias current may be at a first magnitude (e.g., IBIAS_2). Assertingtransistor 218 may increase the bias current to a second magnitude (e.g., IBIAS_2) that is greater than the first magnitude. -
Transistor 218 in adjustablecurrent source 202 may be asserted (to raise the bias current magnitude) only when the slew rate of PIXOUT is greater than a threshold. When the slew rate is low, PIXOUT is not changing quickly and is therefore close to having settled. In this case,transistor 218 may be deasserted since additional current is not required to speed up settling. If the slew rate is high, PIXOUT is changing quickly and is therefore in the middle of the settling process. In this case,transistor 218 may be asserted to increasing the bias current and speed up settling. However, once PIXOUT has settled (and the slew rate drops below the threshold), the bias current is reduced to a lower magnitude. - In order to control adjustable
current source 202 based on slew rate,readout circuitry 112 includes slew rate sensing and currentsource control circuitry 220. Slew rate sensing and currentsource control circuitry 220 includes a transistor 236 (T5) having a gate coupled tocolumn output line 118.Transistor 236 may therefore be referred to as a source follower transistor.Transistor 236 has a source terminal coupled to switch 232 (S3). S3 is coupled betweentransistor 236 and node B. A first capacitor 224 (C1) is coupled to node B. A second capacitor 226 (C2) is also coupled to node B. An intervening resistor R is coupled between node B and capacitor C2. A switch 228 (S1) is coupled between node B and biasvoltage supply terminal 110. A switch 230 (S2) is coupled between capacitor C2 and ground. A switch 234 (S4) is coupled between capacitor C2 and biasvoltage supply terminal 110. - Transistor 242 (T6) has a first terminal coupled to transistor 236 (e.g., the source terminal of T6 is coupled to the drain terminal of T5).
Transistor 242 has a second terminal coupled to ground and a gate terminal that is coupled to biasvoltage supply terminal 206. Transistor 244 (T7) has a first terminal coupled to transistor 236 (e.g., the source terminal of T7 is coupled to the source terminal of T5).Transistor 244 has a second terminal coupled to ground and a gate terminal that is coupled between node X and T6. Node X is coupled betweentransistor 236 andtransistor 242. - Node X is coupled to the input of
inverter 238. Therefore,inverter 238 outputs an inverted version of the voltage at node X. The output ofinverter 238 is coupled to the R-input of latch circuit 240 (sometimes referred to as flip-flop 240 or SR latch 240).Latch circuit 240 has an R-input, an S-input, and an output (Q). Both the inverter and latch circuit may be coupled between a power supply and ground, as shown inFIG. 6 . The output oflatch circuit 240 may be provided to the gate terminal oftransistor 218. Therefore, the output oflatch circuit 240 controls the adjustablecurrent source 202 by selectively asserting transistor T4. - Each one of switches S1, S2, S3, and S4 in
FIG. 6 may be formed by a transistor, a mechanical switch (e.g., a single-pole switch), or any other desired type of switch. In one illustrative example, each of switches S1, S2, S3, and S4 is formed form a transistor (and may be referred to as transistor S1, S2, S3, and S4). Each transistor may have a gate that receives a control signal. Switches S1 and S2 may receive the same control signal (e.g., a first control signal) and switches S3 and S4 may receive the same control signal (e.g., a second control signal). The second control signal may be the inverse of the first control signal, in one example. In this type of arrangement, a single control signal may be used to control all of transistors S1, S2, S3, and S4. In this type of arrangement, S1 and S2 are always in the same state (e.g., both asserted or both deasserted), S3 and S4 are always in the same state (e.g., both asserted or both deasserted), and the state of S3 and S4 is the opposite of the state of S1 and S2. - Before readout, switches S1 and S2 are closed (e.g., asserted) and S3 and S4 are opened (e.g., deasserted). In this arrangement, capacitor C1 is coupled between bias
voltage supply terminal 110 and ground and is pre-charged to VAA. Capacitor C2 is also coupled between biasvoltage supply terminal 110 and ground and is pre-charged to VAA. After the transfer transistor inpixel 34 is asserted (and charge on the floating diffusion is ready to be sampled), S1 and S2 may be opened (deasserted) and S3 and S4 may be closed (asserted). S4 being closed couples the lower plate of capacitor C2 to VAA. This increase at the lower plate from ground to VAA causes the voltage of node B to be raised above VAA. Having node B be raised above VAA in this manner allows for there to be a difference between the voltage at the source terminal and gate terminal of T5 (even in the event that the gate terminal is at a voltage close to VAA). Additionally, when S3 is closed, capacitors C1 and C2 may discharge. Resistor R limits the peak current of C2 to prevent it from excessively forward-biasing the body diodes of devices in S2 and S3. -
Transistor 242, coupled to the drain oftransistor 236, causes X to be low in cases where the slew rate of PIXOUT is low. T6 has a gate that receives bias voltage VLN (similar to T2 and T3). However T6 is sized to have a lower current than T2. In other words, T6 has a channel width to length ratio (W/L) that is different than the width to length ratio of T2. In general, a longer length (and therefore a smaller W/L) results in less current than a shorter length (and therefore a higher W/L). Therefore, T6 may have a longer length and a shorter W/L ratio than T2. The ratio of current through T2 compared to the current through T6 may be constant. The ratio may be greater than 2:1, greater than 3:1, greater than 5:1, greater than 10:1, less than 20:1, less than 10:1, less than 5:1, between 3:1 and 12:1, between 5:1 and 10:1, etc. In general, a higher ratio between T2/T6 currents may be desirable. However, manufacturing and layout considerations may need to be taken account to avoid overly increasing the size of T6. - The T6 size may be selected so that, at low slew rates (e.g., below the selected threshold), X remains low. When the slew rate is high (e.g., above the selected threshold), however, discharge of C1 and C2 is high, resulting in X being raised high. In other words, T6 is always pulling down node X. However, when the slew rate is high enough (e.g., exceeds the slew rate threshold), the discharge from C1 and C2 is sufficiently high to raise X and flip the output of
latch circuit 240. The output oflatch circuit 240 may initially be low (e.g., T4 is deasserted), with adjustablecurrent source 202 having a bias current at a corresponding first magnitude. If X is raised high enough to flip the latch circuit (e.g., if the slew rate exceeds the threshold), the latch circuit output flips to be high (e.g., T4 is asserted). This causes the bias current from adjustablecurrent source 202 to increase from the first magnitude to a second, greater magnitude. Then, if the slew rate drops below the threshold, the latch circuit output flips back to being low, T4 is deasserted, and the bias current from adjustablecurrent source 202 drops back to the first magnitude. - When the PIXOUT slew rate is high, excess current may pass through transistor 244 (T7). A small amount of current (determined by the T2/T6 current ratio) passes through T6. The remaining current passes through T7. Because the gate terminal of T7 is coupled to node X, T7 also sets a ceiling on node X. If care is not taken, T7 may set a ceiling on node X below the threshold for triggering latch circuit 240 (thus preventing the current source from being boosted during settling). T7 may therefore be sized to allow X to pass the threshold that triggers
inverter 238 andlatch circuit 240 appropriately. In an alternate embodiment, the drain of T7 is connected to its gate, namely node X, making it a diode-connected clamp. Nevertheless, the constraint on the sizing of T7 given above still applies. -
Transistor 212 has a gate terminal that receives control signal VCASC. The S-input oflatch circuit 240 may receive a control signal S. The S1, S2, S3, and S4 transistors may receive corresponding control signals (possibly based on a single control signal as discussed above). Control signals VCASC, S, and the control signals for S1, S2, S3, and S4 may be provided by row control circuitry (e.g.,row control circuitry 40 inFIG. 2 ) over control paths (e.g.,control paths 36 inFIG. 2 ). - It should be noted the arrangement of
pixel 34 herein is merely illustrative. In general, any desired pixel circuitry may be used with the readout circuitry shown in connection withFIGS. 5 and 6 . The pixel circuitry may include an anti-blooming transistor, a dual conversion gain transistor, a dual conversion gain capacitor, one or more overflow capacitors, one or more overflow transistors, one or more charge storage regions in addition to the floating diffusion region, etc. The readout circuitry ofFIGS. 5 and 6 may be used in an image sensor that operates with a rolling shutter (in which each row of pixels sequentially captures an image) or a global shutter (in which every pixel in the image sensor simultaneously captures an image). - The foregoing is merely illustrative of the principles of this invention and various modifications can be made by those skilled in the art. The foregoing embodiments may be implemented individually or in any combination.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202120548081.4U CN215072655U (en) | 2020-03-31 | 2021-03-17 | Image sensor with a plurality of pixels |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IN202011014251 | 2020-03-31 | ||
IN202011014251 | 2020-03-31 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20210306583A1 true US20210306583A1 (en) | 2021-09-30 |
US11140343B1 US11140343B1 (en) | 2021-10-05 |
Family
ID=77854730
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/929,729 Active US11140343B1 (en) | 2020-03-31 | 2020-05-19 | Image sensors having an adjustable current source for column settling speedup |
Country Status (2)
Country | Link |
---|---|
US (1) | US11140343B1 (en) |
CN (1) | CN215072655U (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20220051623A (en) * | 2020-10-19 | 2022-04-26 | 에스케이하이닉스 주식회사 | Image sensing device and method of operating the same |
US11683611B1 (en) * | 2022-04-06 | 2023-06-20 | Omnivision Technologies, Inc. | Resettle timing for low power pixel readout |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7012645B1 (en) * | 1999-08-26 | 2006-03-14 | Micron Technology, Inc. | Image sensor with p-type circuitry and n-type photosensor |
US20150208008A1 (en) * | 2014-01-22 | 2015-07-23 | Sony Corporation | Image sensor, driving method, and electronic apparatus |
US20160080616A1 (en) * | 2010-04-28 | 2016-03-17 | Sony Corporation | Solid-state imaging device, drive method thereof and camera system |
US10116892B1 (en) * | 2017-12-22 | 2018-10-30 | Omnivision Technologies, Inc. | Bitline boost for fast settling with current source of adjustable bias |
US10348991B2 (en) * | 2015-03-17 | 2019-07-09 | Sony Corporation | Solid-state image pickup device with load transistors, method for controlling the same, and electronic apparatus |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7368698B2 (en) | 2006-04-12 | 2008-05-06 | Micron Technology, Inc. | Imaging device with reduced row readout time and method of operating the same |
US7732748B2 (en) | 2006-08-31 | 2010-06-08 | Aptina Imaging Corporation | Active pixel image sensor with reduced readout delay |
-
2020
- 2020-05-19 US US15/929,729 patent/US11140343B1/en active Active
-
2021
- 2021-03-17 CN CN202120548081.4U patent/CN215072655U/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7012645B1 (en) * | 1999-08-26 | 2006-03-14 | Micron Technology, Inc. | Image sensor with p-type circuitry and n-type photosensor |
US20160080616A1 (en) * | 2010-04-28 | 2016-03-17 | Sony Corporation | Solid-state imaging device, drive method thereof and camera system |
US20150208008A1 (en) * | 2014-01-22 | 2015-07-23 | Sony Corporation | Image sensor, driving method, and electronic apparatus |
US10348991B2 (en) * | 2015-03-17 | 2019-07-09 | Sony Corporation | Solid-state image pickup device with load transistors, method for controlling the same, and electronic apparatus |
US10116892B1 (en) * | 2017-12-22 | 2018-10-30 | Omnivision Technologies, Inc. | Bitline boost for fast settling with current source of adjustable bias |
Also Published As
Publication number | Publication date |
---|---|
US11140343B1 (en) | 2021-10-05 |
CN215072655U (en) | 2021-12-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10756129B2 (en) | Image sensors having imaging pixels with ring-shaped gates | |
US11805331B2 (en) | Image sensors having high dynamic range imaging pixels | |
US10791292B1 (en) | Image sensors having high dynamic range imaging pixels | |
US20200396406A1 (en) | Image sensors having boost current control circuitry for column settling speedup | |
US8390712B2 (en) | Image sensing pixels with feedback loops for imaging systems | |
US11588983B2 (en) | High dynamic range imaging pixels with multiple photodiodes | |
US8324550B2 (en) | High dynamic range imaging systems | |
US10455162B2 (en) | Imaging pixels with storage capacitors | |
US20210289154A1 (en) | High dynamic range imaging pixels with charge overflow | |
CN112291493B (en) | Imaging system and method for generating high dynamic range images | |
US11201188B2 (en) | Image sensors with high dynamic range and flicker mitigation | |
CN112449135A (en) | Imaging system with adjustable amplifier circuit | |
US11140343B1 (en) | Image sensors having an adjustable current source for column settling speedup | |
US20200389614A1 (en) | Image sensors with reduced signal sampling kickback | |
US20200396402A1 (en) | Image sensors having boost current control circuitry for column settling speedup | |
US20210152771A1 (en) | Backside illuminated global shutter image sensor with an analog memory charge coupled device | |
US20210112212A1 (en) | Imaging pixels having programmable dynamic range | |
US11722802B2 (en) | Imaging systems with adjustable amplifier circuitry | |
US20220239855A1 (en) | Image sensors having readout circuitry with a switched capacitor low-pass filter | |
CN211959369U (en) | Image sensor with a plurality of pixels | |
US10958861B2 (en) | Image sensors with in-pixel amplification circuitry | |
CN114975494A (en) | Image pixel with coupled gate structure | |
US20210281787A1 (en) | Readout circuitry in image sensors | |
US20220264042A1 (en) | Pixel circuitry with voltage-domain sampling |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:RAMAKRISHNAN, SHANKAR;REEL/FRAME:052698/0203 Effective date: 20200518 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY INTEREST;ASSIGNORS:FAIRCHILD SEMICONDUCTOR CORPORATION;SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:053613/0621 Effective date: 20200810 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL 053613, FRAME 0621;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064618/0942 Effective date: 20230816 Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL 053613, FRAME 0621;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064618/0942 Effective date: 20230816 |