US20210296281A1 - Wafer-bonding structure and method of forming thereof - Google Patents

Wafer-bonding structure and method of forming thereof Download PDF

Info

Publication number
US20210296281A1
US20210296281A1 US16/824,843 US202016824843A US2021296281A1 US 20210296281 A1 US20210296281 A1 US 20210296281A1 US 202016824843 A US202016824843 A US 202016824843A US 2021296281 A1 US2021296281 A1 US 2021296281A1
Authority
US
United States
Prior art keywords
wafer
bonding
wafers
tsv
seal ring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US16/824,843
Inventor
Hsingya Arthur Wang
Sheng-Yuan CHOU
Yu-Ting Wang
Wan-Yi Chang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Integrated Silicon Solution Inc
Original Assignee
Integrated Silicon Solution Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Integrated Silicon Solution Inc filed Critical Integrated Silicon Solution Inc
Priority to US16/824,843 priority Critical patent/US20210296281A1/en
Assigned to INTEGRATED SILICON SOLUTION INC. reassignment INTEGRATED SILICON SOLUTION INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: WANG, HSINGYA ARTHUR
Assigned to INTEGRATED SILICON SOLUTION INC. reassignment INTEGRATED SILICON SOLUTION INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: WANG, HSINGYA ARTHUR, CHANG, WAN-YI, CHOU, SHENG-YUAN, WANG, YU-TING
Priority to TW110134178A priority patent/TWI779830B/en
Priority to TW109132127A priority patent/TWI761957B/en
Priority to CN202010978291.7A priority patent/CN113496945A/en
Publication of US20210296281A1 publication Critical patent/US20210296281A1/en
Priority to US17/488,503 priority patent/US20220020721A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/585—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries comprising conductive layers or plates or strips or rods or rings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05005—Structure
    • H01L2224/05009—Bonding area integrally formed with a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05568—Disposition the whole external layer protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/0557—Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/07—Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L2224/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
    • H01L2224/081—Disposition
    • H01L2224/0812—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/08135—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/08145—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/80009—Pre-treatment of the bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/80009—Pre-treatment of the bonding area
    • H01L2224/8001—Cleaning the bonding area, e.g. oxide removal step, desmearing
    • H01L2224/80013—Plasma cleaning
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/80053—Bonding environment
    • H01L2224/80054—Composition of the atmosphere
    • H01L2224/80055—Composition of the atmosphere being oxidating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/80053—Bonding environment
    • H01L2224/80054—Composition of the atmosphere
    • H01L2224/80075—Composition of the atmosphere being inert
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/80053—Bonding environment
    • H01L2224/80095—Temperature settings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/80053—Bonding environment
    • H01L2224/80095—Temperature settings
    • H01L2224/80096—Transient conditions
    • H01L2224/80097—Heating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/8034—Bonding interfaces of the bonding area
    • H01L2224/80357—Bonding interfaces of the bonding area being flush with the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/808—Bonding techniques
    • H01L2224/80894—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
    • H01L2224/80895—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces between electrically conductive surfaces, e.g. copper-copper direct bonding, surface activated bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/808—Bonding techniques
    • H01L2224/80894—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
    • H01L2224/80896—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces between electrically insulating surfaces, e.g. oxide or nitride layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices

Definitions

  • the present disclosure relates to a wafer-bonding structure and a method of forming thereof.
  • an oxide is easily formed on a bonding surface of a wafer to increase a resistance of the wafer-bonding structure. Also, an edge chipping and a moisture penetration are easily happened during sawing the wafer-bonding structure. Hence, decreasing an effect of the oxide formed on the bonding surface and avoiding the edge chipping and the moisture penetration as possible are important for the wafer-bonding structure.
  • a method of forming a wafer-bonding structure includes a wafer-bonding step, a through silicon via (TSV) forming step, and a forming bonding pad step.
  • the wafer-bonding step at least two wafers are corresponding to and bonded to each other by bonding surfaces thereof.
  • TSV forming step a TSV structure is formed on at least one side of a seal ring structure of one of the wafers, a conductive filler is disposed in the TSV structure, and the TSV structure is overlapped the side of the seal ring structure of one of the wafers and a portion of a seal ring structure of another wafer.
  • a bonding pad is formed on an outer surface which is relative to the bonding surface of the wafer with the TSV structure, so as to form the wafer-bonding structure.
  • a wafer-bonding structure includes at least two wafers, a through silicon via (TSV) structure, a conductive filler and a bonding pad.
  • the wafers are bonded to each other, each of the wafers has a bonding surface, and each of the wafers includes a seal ring structure.
  • the seal ring structure is disposed in the wafer, an end of the seal ring structure is connected to the bonding surface, and the other end of the seal ring structure is connected to an outer surface of the wafer.
  • the TSV structure is passed through from the outer surface to the bonding surface in one of the wafers, wherein the TSV structure is connected to and overlapped at least one side of the seal ring structure of one of the wafers and a portion of the seal ring structure of another one of the wafers.
  • the conductive filler is disposed in the TSV structure.
  • the bonding pad is disposed on the outer surface of the wafer with the TSV structure.
  • FIG. 1 is a step flow chart of a method of forming a wafer-bonding structure according to an embodiment of the present disclosure.
  • FIG. 2 is a schematic view of the surface treatment step according to the embodiment of FIG. 1 .
  • FIG. 3 is a schematic view of the wafer-bonding step according to the embodiment of FIG. 1 .
  • FIG. 4 is a schematic view of the through silicon via step according to the embodiment of FIG. 1 .
  • FIG. 5 is a schematic view of the forming bonding pad step according to the embodiment of FIG. 1 .
  • FIG. 1 is a step flow chart of a method of forming a wafer-bonding structure 100 according to an embodiment of the present disclosure.
  • the method of forming the wafer-bonding structure 100 includes a surface treatment step S 101 , a wafer-bonding step S 102 , a through silicon via (TSV) forming step S 103 and a forming bonding pad step S 104 .
  • TSV through silicon via
  • FIG. 2 is a schematic view of the surface treatment step S 101 according to the embodiment of FIG. 1 .
  • a bonding surface of each of at least two wafers is performed a surface treatment before the wafer-bonding step S 102 .
  • a number of the wafers is two, but is not limited thereto.
  • the wafer 21 has the bonding surface 21 a
  • the wafer 22 has the bonding surface 22 a.
  • the surface treatment step S 101 is to densify a silicon oxide (not shown) on the bonding surfaces 21 a, 22 a to avoid voids formed by the bonding surfaces 21 a, 22 a.
  • a roughness of the bonding surfaces 21 a, 22 a is less than 1.5 nm.
  • FIG. 3 is a schematic view of the wafer-bonding step S 102 according to the embodiment of FIG. 1 .
  • each of the wafers 21 , 22 are corresponding to and bonded to each other on the bonding surfaces 21 a, 22 a thereof.
  • Each of the wafers has a seal ring structure.
  • the wafer 21 has a seal ring structure 210
  • the wafer 22 has a seal ring structure 220
  • the seal ring structures 210 , 220 are aligned to each other.
  • an alignment accuracy of the wafer-bonding step S 102 can be below 300 nm, but is not limited thereto. In detail, the alignment accuracy could be confirmed via a wafer testing structure.
  • the wafer 21 includes the seal ring structure 210
  • the wafer 22 includes the seal ring structure 220 .
  • Each of the seal ring structure 210 is corresponding to each of the seal ring structures 220 .
  • the wafers 21 , 22 are exposed to a nitrogen plasma or an oxygen plasma, and the wafers 21 , 22 are bonded at 250° C. to 350° C. for 1 hour to 3 hours. Therefore, it is favorable for promoting a connecting strength between the wafers 21 , 22 .
  • FIG. 4 is a schematic view of the TSV forming step S 103 according to the embodiment of FIG. 1 .
  • a TSV structure 230 is formed on at least one side of a seal ring structure of one of the wafers 21 , 22 after a formation of an oxide layer 260 , a conductive filler 240 is disposed in the TSV structure 230 , and the TSV structure 230 is overlapped the side of the seal ring structure of the wafer 21 .
  • a TSV structure 230 is formed on at least one side of a seal ring structure of one of the wafers 21 , 22 after a formation of an oxide layer 260 , a conductive filler 240 is disposed in the TSV structure 230 , and the TSV structure 230 is overlapped the side of the seal ring structure of the wafer 21 .
  • the TSV structure 230 is formed on two sides of the seal ring structure 210 of the wafer 21 , and the TSV structure 230 is overlapped the sides of the seal ring structure 210 of the wafer 21 , but is not limited thereto. It should be mentioned that the TSV structure 230 overlapped the sides of the seal ring structure 210 of the wafer 21 is favorable for enhancing a mechanical protection and a humidity protection of the wafer-bonding structure 200 .
  • the TSV structure 230 is overlapped a portion of the seal ring structure 220 of the wafer 22 .
  • the TSV structure 230 is formed from an outer surface (its reference numeral is omitted) to the bonding surface 21 a of the wafer 21 . Therefore, the TSV structure 230 with the conductive filler 240 is favorable for improving a connecting strength between the wafers 21 , 22 . Also, an electrical resistance between the wafers 21 , 22 can be decreased via the TSV structure 230 with the conductive filler 240 .
  • the conductive filler 240 is disposed in the TSV structure 230 via a sputtering and plating process, and a chemical-mechanical polishing (CMP) is performed on the outer surface of the wafer 21 to avoid the outer surface of the wafer 21 being not uneven.
  • CMP chemical-mechanical polishing
  • FIG. 5 is a schematic view of the forming bonding pad step S 104 according to the embodiment of FIG. 1 .
  • a bonding pad 250 is formed on the outer surface which is relative to the bonding surface 21 a of the wafer with the TSV structure 230 , so as to form the wafer-bonding structure 200 .
  • the bonding pad 250 is formed on the outer surface of the wafer 21 after the formation of an oxide layer 260 over the wafer-bonding structure 200 , and the bonding pad 250 is for a wire-bonding process.
  • the connecting strength between the wafers can be stronger. Moreover, the resistant between the wafers can be decreased.
  • the wafer-bonding structure 200 of the present disclosure includes the wafers 21 , 22 , the TSV structure 230 , the conductive filler 240 , the bonding pad 250 and the oxide layer 260 .
  • the wafers 21 , 22 are bonded, the wafer 21 has the bonding surface 21 a, and the wafer 22 has the bonding surface 22 a.
  • the wafer 21 includes the seal ring structure 210 disposed in the wafer 21 , an end of the seal ring structure 210 is connected to the bonding surface 21 a, and the other end of the seal ring structure 210 is connected to the outer surface of the wafer 21 .
  • the wafer 22 includes the seal ring structure 220 disposed in the wafer 22 , a side of the seal ring structure 210 is connected to the bonding surface 22 a, and the other side of the seal ring structure 220 is connected to an outer surface (its reference numeral is omitted) of the wafer 22 .
  • the TSV structure 230 is passed through from the outer surface to the bonding surface in one of the at least two wafers, wherein the TSV structure 230 is connected to and overlapped at least one side of the seal ring structure of one of the wafers and a portion of the seal ring structure of another wafer.
  • the TSV structure 230 is passed through from the outer surface to the bonding surface 21 a in the wafer 21 , wherein the TSV structure 230 is connected to and overlapped the sides of the seal ring structure 210 of the wafer 21 and the portion of the seal ring structure 220 of wafer 22 .
  • the TSV structure 230 is connected to and overlapped a portion of the first metal layer 221 , but is not limited thereto. Therefore, it is favorable for increasing the conductivity between the wafers 21 , 22 .
  • the conductive filler 240 is disposed in the TSV structure 230 .
  • the bonding pad 250 is disposed on the outer surface of the wafer 21 with the TSV structure 230 .
  • the conductive filler 240 can be made of copper, but is not limited thereto.
  • the oxide layer 260 is disposed on the outer surface of the wafer 21 with the TSV structure 230 , and the bonding pad 250 is disposed on the oxide layer 260 .
  • the oxide layer 260 can be made of a silicon oxide, but is not limited thereto.
  • each of the seal ring structures can include a first metal layer, at least one metal layer and at least two pin sets.
  • the seal ring structure 210 includes the first metal layer 211 , the metal layers 212 , 213 , 214 and the pin sets 215 ;
  • the seal ring structure 220 includes the first metal layer 221 , the metal layers 222 , 223 , 224 and the pin sets 225 .
  • the first metal layer 211 is connected to the bonding surface 21 a
  • the first metal layer 221 is connected to the bonding surface 22 a.
  • the metal layers 212 , 213 , 214 are disposed between the outer surface and the first metal layer 211 , and the metal layers 222 , 223 , 224 are disposed between the outer surface and the first metal layer 221 .
  • One of the pin sets 215 is connected to the first metal layer 211 and the metal layer 214 , another one of the pin sets 215 is connected to the metal layers 213 , 214 , another one of the pin sets 215 is connected to the metal layers 212 , 213 , and another one of the pin sets 215 is connected to the metal layer 212 and the outer surface.
  • One of the pin sets 225 is connected to the first metal layer 221 and the metal layer 224 , another one of the pin sets 225 is connected to the metal layers 223 , 224 , another one of the pin sets 225 is connected to the metal layers 222 , 223 , and another one of the pin sets 225 is connected to the metal layer 222 and the outer surface.
  • a number of the pin sets 215 is four, a number of the pin sets 225 is four, and the numbers of the pin sets 215 , 225 are corresponding to the number of the metal layers 212 , 213 , 214 , 222 , 223 , 224 .
  • a number of the metal layer is not limited thereto.
  • the first metal layers 211 , 221 and the metal layers 212 , 213 , 214 , 222 , 223 , 224 can be made of copper.
  • the bonding pad 250 can be made of aluminum.
  • each of the pin sets 215 , 225 includes at least three pins.
  • a width of each of the pins 215 , 225 can be larger than or equal to 0.025 ⁇ m, and a number of the pins is larger than or equal to three, but is not limited thereto. Therefore, it is favorable for avoiding an edge chipping and a moisture penetration during a sawing process.
  • a width of the first metal layer 211 is larger than widths of the metal layers 212 , 213 , 214 , and a width of the first metal layer 221 is larger than widths of the metal layers 222 , 223 , 224 .
  • the width of the metal layer 214 is larger than the width of the metal layer 213
  • the width of the metal layer 213 is larger than the metal layer 212
  • the width of the metal layer 224 is larger than the width of the metal layer 223
  • the width of the metal layer 223 is larger than the metal layer 222 . Therefore, it is favorable for increasing a conductivity between the first metal layer and the metal layers.
  • the width of the first metal layer 221 is larger than the width of the first metal layer 211 . Therefore, the TSV structure 230 can go through to reach the wafer 22 , and the TSV structure 230 can be straddled the portion of the first metal layer 221 .
  • a range of the TSV structure 230 straddled the first metal layer 211 can be larger than or equal to 0.05 ⁇ m, and a range of the TSV structure 230 straddled each of the metal layers 212 , 213 , 214 can be larger than or equal to 0.02 ⁇ m.
  • the range of the TSV structure 230 straddled the metal layer 212 is larger than or equal to 0.02 ⁇ m
  • the range of the TSV structure 230 straddled the metal layer 213 is larger than or equal to 0.03 ⁇ m
  • the range of the TSV structure 230 straddled the metal layer 214 is larger than or equal to 0.04 ⁇ m, but is not limited thereto. Therefore, it is favorable for increasing the conductivity between the wafers 21 , 22 .
  • a depth of the TSV structure 230 can be 2 ⁇ m to 20 ⁇ m, and a width of the TSV structure 230 can be 0.1 ⁇ m to 10 ⁇ m. Further, a depth of the TSV structure 230 can be 4 ⁇ m to 7 ⁇ m, but is not limited thereto. It is worth mentioning that the depth of the TSV structure 230 is corresponding to a thickness of the wafer 21 , and the width of the TSV structure 230 is corresponding to the range of the TSV structure 230 straddled the first metal layer 211 and the metal layers 212 , 213 , 214 .
  • the seal ring structures 210 , 220 are corresponding to a ground electric potential (Vss) of the wafer-bonding structure 200 .
  • every power supply electric potential (VCC) (not shown) of the wafers 21 , 22 could be connected in parallel. A voltage from every VCC of the wafers 21 , 22 is passed through a lowest resistance.
  • an additional electrical connection for the seal ring structures 210 , 220 is provided via the TSV structure 230 with the conductive filler 240 , and an electrical path for the Vss is improved.
  • the wafer-bonding structure Via the wafer-bonding structure, it is favorable for improving the conductivity between the wafers and between the first metal layers and the metal layers. Further, it is favorable for providing a more robust mechanical protection to avoid the edge chipping and the moisture penetration during the sawing process. Also, it is favorable for improving a reliability and a bouncing noise in device operation.

Abstract

A method of forming a wafer-bonding structure includes a wafer-bonding step, a through silicon via (TSV) forming step, and a forming bonding pad step. In the wafer-bonding step, at least two wafers are corresponding to and bonded to each other by bonding surfaces thereof. In the TSV forming step, a TSV structure is formed on at least one side of a seal ring structure of one of the wafers, a conductive filler is disposed in the TSV structure, and the TSV structure is overlapped the side of one of the seal ring structure of one of the wafers and a portion of a seal ring structure of another one of the wafers. In the forming bonding pad step, a bonding pad is formed on an outer surface which is relative to the bonding surface of the wafer with the TSV structure, so as to form the wafer-bonding structure.

Description

    BACKGROUND Technical Field
  • The present disclosure relates to a wafer-bonding structure and a method of forming thereof.
    • Description of Related Art
  • Nowadays, a wafer-bonding structure is well established technology for a wafer-level packaging. In a significant effort is focused on a wafer-level three-dimensional integration as a viable solution for increasing functionality and overcoming a bottleneck of a wire-bonding process.
  • However, an oxide is easily formed on a bonding surface of a wafer to increase a resistance of the wafer-bonding structure. Also, an edge chipping and a moisture penetration are easily happened during sawing the wafer-bonding structure. Hence, decreasing an effect of the oxide formed on the bonding surface and avoiding the edge chipping and the moisture penetration as possible are important for the wafer-bonding structure.
    • SUMMARY
  • According to one aspect of the present disclosure, a method of forming a wafer-bonding structure includes a wafer-bonding step, a through silicon via (TSV) forming step, and a forming bonding pad step. In the wafer-bonding step, at least two wafers are corresponding to and bonded to each other by bonding surfaces thereof. In the TSV forming step, a TSV structure is formed on at least one side of a seal ring structure of one of the wafers, a conductive filler is disposed in the TSV structure, and the TSV structure is overlapped the side of the seal ring structure of one of the wafers and a portion of a seal ring structure of another wafer. In the forming bonding pad step, a bonding pad is formed on an outer surface which is relative to the bonding surface of the wafer with the TSV structure, so as to form the wafer-bonding structure.
  • According to another aspect of the present disclosure, a wafer-bonding structure includes at least two wafers, a through silicon via (TSV) structure, a conductive filler and a bonding pad. The wafers are bonded to each other, each of the wafers has a bonding surface, and each of the wafers includes a seal ring structure. The seal ring structure is disposed in the wafer, an end of the seal ring structure is connected to the bonding surface, and the other end of the seal ring structure is connected to an outer surface of the wafer. The TSV structure is passed through from the outer surface to the bonding surface in one of the wafers, wherein the TSV structure is connected to and overlapped at least one side of the seal ring structure of one of the wafers and a portion of the seal ring structure of another one of the wafers. The conductive filler is disposed in the TSV structure. The bonding pad is disposed on the outer surface of the wafer with the TSV structure.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The present disclosure can be more fully understood by reading the following detailed description of the embodiment, with reference made to the accompanying drawings as follows:
  • FIG. 1 is a step flow chart of a method of forming a wafer-bonding structure according to an embodiment of the present disclosure.
  • FIG. 2 is a schematic view of the surface treatment step according to the embodiment of FIG. 1.
  • FIG. 3 is a schematic view of the wafer-bonding step according to the embodiment of FIG. 1.
  • FIG. 4 is a schematic view of the through silicon via step according to the embodiment of FIG. 1.
  • FIG. 5 is a schematic view of the forming bonding pad step according to the embodiment of FIG. 1.
    •  DETAILED DESCRIPTION
  • FIG. 1 is a step flow chart of a method of forming a wafer-bonding structure 100 according to an embodiment of the present disclosure. In FIG. 1, the method of forming the wafer-bonding structure 100 includes a surface treatment step S101, a wafer-bonding step S102, a through silicon via (TSV) forming step S103 and a forming bonding pad step S104.
  • FIG. 2 is a schematic view of the surface treatment step S101 according to the embodiment of FIG. 1. In FIGS. 1 and 2, a bonding surface of each of at least two wafers is performed a surface treatment before the wafer-bonding step S102. According to the embodiment of FIG. 1, a number of the wafers is two, but is not limited thereto. Further, the wafer 21 has the bonding surface 21 a, and the wafer 22 has the bonding surface 22 a. In detail, the surface treatment step S101 is to densify a silicon oxide (not shown) on the bonding surfaces 21 a, 22 a to avoid voids formed by the bonding surfaces 21 a, 22 a. Also, a roughness of the bonding surfaces 21 a, 22 a is less than 1.5 nm.
  • FIG. 3 is a schematic view of the wafer-bonding step S102 according to the embodiment of FIG. 1. In FIGS. 1 and 3, each of the wafers 21, 22 are corresponding to and bonded to each other on the bonding surfaces 21 a, 22 a thereof. Each of the wafers has a seal ring structure. In detail, according to the embodiment of FIG. 1, the wafer 21 has a seal ring structure 210, the wafer 22 has a seal ring structure 220, and the seal ring structures 210, 220 are aligned to each other. Furthermore, an alignment accuracy of the wafer-bonding step S102 can be below 300 nm, but is not limited thereto. In detail, the alignment accuracy could be confirmed via a wafer testing structure.
  • Moreover, the wafer 21 includes the seal ring structure 210, and the wafer 22 includes the seal ring structure 220. Each of the seal ring structure 210 is corresponding to each of the seal ring structures 220. Furthermore, in the wafer-bonding step S102, the wafers 21, 22 are exposed to a nitrogen plasma or an oxygen plasma, and the wafers 21, 22 are bonded at 250° C. to 350° C. for 1 hour to 3 hours. Therefore, it is favorable for promoting a connecting strength between the wafers 21, 22.
  • FIG. 4 is a schematic view of the TSV forming step S103 according to the embodiment of FIG. 1. In FIGS. 1 and 4, a TSV structure 230 is formed on at least one side of a seal ring structure of one of the wafers 21, 22 after a formation of an oxide layer 260, a conductive filler 240 is disposed in the TSV structure 230, and the TSV structure 230 is overlapped the side of the seal ring structure of the wafer 21. According to the embodiment of FIG. 1, the TSV structure 230 is formed on two sides of the seal ring structure 210 of the wafer 21, and the TSV structure 230 is overlapped the sides of the seal ring structure 210 of the wafer 21, but is not limited thereto. It should be mentioned that the TSV structure 230 overlapped the sides of the seal ring structure 210 of the wafer 21 is favorable for enhancing a mechanical protection and a humidity protection of the wafer-bonding structure 200.
  • Moreover, the TSV structure 230 is overlapped a portion of the seal ring structure 220 of the wafer 22. In detail, the TSV structure 230 is formed from an outer surface (its reference numeral is omitted) to the bonding surface 21 a of the wafer 21. Therefore, the TSV structure 230 with the conductive filler 240 is favorable for improving a connecting strength between the wafers 21, 22. Also, an electrical resistance between the wafers 21, 22 can be decreased via the TSV structure 230 with the conductive filler 240.
  • In detail, the conductive filler 240 is disposed in the TSV structure 230 via a sputtering and plating process, and a chemical-mechanical polishing (CMP) is performed on the outer surface of the wafer 21 to avoid the outer surface of the wafer 21 being not uneven.
  • FIG. 5 is a schematic view of the forming bonding pad step S104 according to the embodiment of FIG. 1. In FIGS. 1 and 5, a bonding pad 250 is formed on the outer surface which is relative to the bonding surface 21 a of the wafer with the TSV structure 230, so as to form the wafer-bonding structure 200. According to the embodiment of FIG. 1, the bonding pad 250 is formed on the outer surface of the wafer 21 after the formation of an oxide layer 260 over the wafer-bonding structure 200, and the bonding pad 250 is for a wire-bonding process.
  • Via the method of forming the wafer-bonding structure, the connecting strength between the wafers can be stronger. Moreover, the resistant between the wafers can be decreased.
  • In FIG. 5, the wafer-bonding structure 200 of the present disclosure includes the wafers 21, 22, the TSV structure 230, the conductive filler 240, the bonding pad 250 and the oxide layer 260.
  • In detail, the wafers 21, 22 are bonded, the wafer 21 has the bonding surface 21 a, and the wafer 22 has the bonding surface 22 a. The wafer 21 includes the seal ring structure 210 disposed in the wafer 21, an end of the seal ring structure 210 is connected to the bonding surface 21 a, and the other end of the seal ring structure 210 is connected to the outer surface of the wafer 21. The wafer 22 includes the seal ring structure 220 disposed in the wafer 22, a side of the seal ring structure 210 is connected to the bonding surface 22 a, and the other side of the seal ring structure 220 is connected to an outer surface (its reference numeral is omitted) of the wafer 22.
  • The TSV structure 230 is passed through from the outer surface to the bonding surface in one of the at least two wafers, wherein the TSV structure 230 is connected to and overlapped at least one side of the seal ring structure of one of the wafers and a portion of the seal ring structure of another wafer. According to the embodiment of FIG. 5, the TSV structure 230 is passed through from the outer surface to the bonding surface 21 a in the wafer 21, wherein the TSV structure 230 is connected to and overlapped the sides of the seal ring structure 210 of the wafer 21 and the portion of the seal ring structure 220 of wafer 22. In detail, the TSV structure 230 is connected to and overlapped a portion of the first metal layer 221, but is not limited thereto. Therefore, it is favorable for increasing the conductivity between the wafers 21, 22. The conductive filler 240 is disposed in the TSV structure 230. The bonding pad 250 is disposed on the outer surface of the wafer 21 with the TSV structure 230. The conductive filler 240 can be made of copper, but is not limited thereto.
  • In detail, the oxide layer 260 is disposed on the outer surface of the wafer 21 with the TSV structure 230, and the bonding pad 250 is disposed on the oxide layer 260. Further, the oxide layer 260 can be made of a silicon oxide, but is not limited thereto.
  • Furthermore, each of the seal ring structures can include a first metal layer, at least one metal layer and at least two pin sets. In detail, according to the embodiment of FIG. 5, the seal ring structure 210 includes the first metal layer 211, the metal layers 212, 213, 214 and the pin sets 215; the seal ring structure 220 includes the first metal layer 221, the metal layers 222, 223, 224 and the pin sets 225. The first metal layer 211 is connected to the bonding surface 21 a, and the first metal layer 221 is connected to the bonding surface 22 a. The metal layers 212, 213, 214 are disposed between the outer surface and the first metal layer 211, and the metal layers 222, 223, 224 are disposed between the outer surface and the first metal layer 221. One of the pin sets 215 is connected to the first metal layer 211 and the metal layer 214, another one of the pin sets 215 is connected to the metal layers 213, 214, another one of the pin sets 215 is connected to the metal layers 212, 213, and another one of the pin sets 215 is connected to the metal layer 212 and the outer surface. One of the pin sets 225 is connected to the first metal layer 221 and the metal layer 224, another one of the pin sets 225 is connected to the metal layers 223, 224, another one of the pin sets 225 is connected to the metal layers 222, 223, and another one of the pin sets 225 is connected to the metal layer 222 and the outer surface. According to the embodiment of FIG. 5, a number of the pin sets 215 is four, a number of the pin sets 225 is four, and the numbers of the pin sets 215, 225 are corresponding to the number of the metal layers 212, 213, 214, 222, 223, 224. Further, a number of the metal layer is not limited thereto. The first metal layers 211, 221 and the metal layers 212, 213, 214, 222, 223, 224 can be made of copper. The bonding pad 250 can be made of aluminum.
  • Furthermore, each of the pin sets 215, 225 includes at least three pins. A width of each of the pins 215, 225 can be larger than or equal to 0.025 μm, and a number of the pins is larger than or equal to three, but is not limited thereto. Therefore, it is favorable for avoiding an edge chipping and a moisture penetration during a sawing process.
  • Moreover, a width of the first metal layer 211 is larger than widths of the metal layers 212, 213, 214, and a width of the first metal layer 221 is larger than widths of the metal layers 222, 223, 224. In detail, the width of the metal layer 214 is larger than the width of the metal layer 213, and the width of the metal layer 213 is larger than the metal layer 212; the width of the metal layer 224 is larger than the width of the metal layer 223, and the width of the metal layer 223 is larger than the metal layer 222. Therefore, it is favorable for increasing a conductivity between the first metal layer and the metal layers.
  • In FIGS. 2 to 5, the width of the first metal layer 221 is larger than the width of the first metal layer 211. Therefore, the TSV structure 230 can go through to reach the wafer 22, and the TSV structure 230 can be straddled the portion of the first metal layer 221.
  • Further, a range of the TSV structure 230 straddled the first metal layer 211 can be larger than or equal to 0.05 μm, and a range of the TSV structure 230 straddled each of the metal layers 212, 213, 214 can be larger than or equal to 0.02 μm. In detail, the range of the TSV structure 230 straddled the metal layer 212 is larger than or equal to 0.02 μm, the range of the TSV structure 230 straddled the metal layer 213 is larger than or equal to 0.03 μm, and the range of the TSV structure 230 straddled the metal layer 214 is larger than or equal to 0.04 μm, but is not limited thereto. Therefore, it is favorable for increasing the conductivity between the wafers 21, 22.
  • Furthermore, a depth of the TSV structure 230 can be 2 μm to 20 μm, and a width of the TSV structure 230 can be 0.1 μm to 10 μm. Further, a depth of the TSV structure 230 can be 4 μm to 7 μm, but is not limited thereto. It is worth mentioning that the depth of the TSV structure 230 is corresponding to a thickness of the wafer 21, and the width of the TSV structure 230 is corresponding to the range of the TSV structure 230 straddled the first metal layer 211 and the metal layers 212, 213, 214.
  • In detail, the seal ring structures 210, 220 are corresponding to a ground electric potential (Vss) of the wafer-bonding structure 200. Also, every power supply electric potential (VCC) (not shown) of the wafers 21, 22 could be connected in parallel. A voltage from every VCC of the wafers 21, 22 is passed through a lowest resistance. Furthermore, an additional electrical connection for the seal ring structures 210, 220 is provided via the TSV structure 230 with the conductive filler 240, and an electrical path for the Vss is improved.
  • Via the wafer-bonding structure, it is favorable for improving the conductivity between the wafers and between the first metal layers and the metal layers. Further, it is favorable for providing a more robust mechanical protection to avoid the edge chipping and the moisture penetration during the sawing process. Also, it is favorable for improving a reliability and a bouncing noise in device operation.
  • The foregoing description, for purpose of explanation, has been described with reference to specific embodiments. It is to be noted that Tables show different data of the different embodiments; however, the data of the different embodiments are obtained from experiments. The embodiments were chosen and described in order to best explain the principles of the disclosure and its practical applications, to thereby enable others skilled in the art to best utilize the disclosure and various embodiments with various modifications as are suited to the particular use contemplated. The embodiments depicted above and the appended drawings are exemplary and are not intended to be exhaustive or to limit the scope of the present disclosure to the precise forms disclosed. Many modifications and variations are possible in view of the above teachings.

Claims (17)

1. A method of forming a wafer-bonding structure, comprising:
a wafer-bonding step, wherein at least two wafers are corresponding to and bonded to each other by bonding surfaces thereof;
a through silicon via (TSV) forming step, wherein a TSV structure is formed on at least one side of a seal ring structure of one of the at least two wafers, a conductive filler is disposed in the TSV structure, and the TSV structure is overlapped the at least one side of the seal ring structure of one of the at least two wafers and a portion of a seal ring structure of another one of the at least two wafers; and
a forming bonding pad step, wherein a bonding pad is formed on an outer surface which is relative to the bonding surface of the wafer with the TSV structure, so as to form the wafer-bonding structure.
2. The method of forming the wafer-bonding structure of claim 1, further comprising:
a surface treatment step, wherein the bonding surface of each of the at least two wafers is performed a surface treatment before the wafer-bonding step.
3. The method of forming the wafer-bonding structure of claim 1, wherein the at least two wafers are exposed to a nitrogen plasma or an oxygen plasma in the wafer-bonding step.
4. The method of forming the wafer-bonding structure of claim 1, wherein the at least two wafers are bonded at 250° C. to 350° C. for 1 hour to 3 hours in the wafer-bonding step.
5. The method of forming the wafer-bonding structure of claim 1, wherein the at least two seal ring structures are aligned to each other in the wafer-bonding step.
6. The method of forming the wafer-bonding structure of claim 5, wherein an alignment accuracy of the wafer-bonding step is below 300 nm.
7. A wafer-bonding structure, comprising:
at least two wafers, which are bonded to each other, each of the at least two wafers having a bonding surface, and each of the at least two wafers comprising:
a seal ring structure, disposed in the wafer, an end of the seal ring structure connected to the bonding surface, and the other end of the seal ring structure connected to an outer surface of the wafer;
a through silicon via (TSV) structure, passed through from the outer surface to the bonding surface in one of the at least two wafers, wherein the TSV structure is connected to and overlapped at least one side of the seal ring structure of one of the at least two wafers and a portion of the seal ring structure of another one of the at least two wafers;
a conductive filler, disposed in the TSV structure; and
a bonding pad, disposed on the outer surface of the wafer with the TSV structure.
8. The wafer-bonding structure of claim 7, wherein each of the seal ring structures comprises:
a first metal layer, connected to the bonding surface;
at least one metal layer, disposed between the outer surface and the first metal layer; and
at least two pin sets, one of the least two pin sets connected to the first metal layer and the at least one metal layer, the other one of the at least two pin sets connected to the at least one metal layer and the outer surface, wherein each of the at least two pin sets comprises at least three pins.
9. The wafer-bonding structure of claim 8, wherein a range of the TSV structure straddled the first metal layer is larger than or equal to 0.05 μm.
10. The wafer-bonding structure of claim 8, wherein a range of the TSV structure straddled the at least one metal layer is larger than or equal to 0.02 μm.
11. The wafer-bonding structure of claim 8, wherein a width of each of the at least three pins is larger than or equal to 0.025 μm.
12. The wafer-bonding structure of claim 8, wherein the first metal layer and the at least one metal layer are made of copper.
13. The wafer-bonding structure of claim 8, wherein a width of the first metal layer is larger than a width of the at least one metal layer.
14. The wafer-bonding structure of claim 7, wherein a depth of the TSV structure is 2 μm to 20 μm.
15. The wafer-bonding structure of claim 7, wherein a width of the TSV structure is 0.1 μm to 10 μm.
16. The wafer-bonding structure of claim 7, wherein the conductive filler is made of copper.
17. The wafer-bonding assembly of claim 7, wherein the bonding pad is made of aluminum.
US16/824,843 2020-03-20 2020-03-20 Wafer-bonding structure and method of forming thereof Abandoned US20210296281A1 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
US16/824,843 US20210296281A1 (en) 2020-03-20 2020-03-20 Wafer-bonding structure and method of forming thereof
TW110134178A TWI779830B (en) 2020-03-20 2020-09-17 Method of forming wafer-bonding structure
TW109132127A TWI761957B (en) 2020-03-20 2020-09-17 Wafer-bonding structure and method of forming thereof
CN202010978291.7A CN113496945A (en) 2020-03-20 2020-09-17 Wafer bonding structure and forming method thereof
US17/488,503 US20220020721A1 (en) 2020-03-20 2021-09-29 Wafer-bonding structure and method of forming thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US16/824,843 US20210296281A1 (en) 2020-03-20 2020-03-20 Wafer-bonding structure and method of forming thereof

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US17/488,503 Division US20220020721A1 (en) 2020-03-20 2021-09-29 Wafer-bonding structure and method of forming thereof

Publications (1)

Publication Number Publication Date
US20210296281A1 true US20210296281A1 (en) 2021-09-23

Family

ID=77748255

Family Applications (2)

Application Number Title Priority Date Filing Date
US16/824,843 Abandoned US20210296281A1 (en) 2020-03-20 2020-03-20 Wafer-bonding structure and method of forming thereof
US17/488,503 Pending US20220020721A1 (en) 2020-03-20 2021-09-29 Wafer-bonding structure and method of forming thereof

Family Applications After (1)

Application Number Title Priority Date Filing Date
US17/488,503 Pending US20220020721A1 (en) 2020-03-20 2021-09-29 Wafer-bonding structure and method of forming thereof

Country Status (3)

Country Link
US (2) US20210296281A1 (en)
CN (1) CN113496945A (en)
TW (2) TWI761957B (en)

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8853830B2 (en) * 2008-05-14 2014-10-07 Taiwan Semiconductor Manufacturing Company, Ltd. System, structure, and method of manufacturing a semiconductor substrate stack
US8158456B2 (en) * 2008-12-05 2012-04-17 Taiwan Semiconductor Manufacturing Co., Ltd. Method of forming stacked dies
CN102024782B (en) * 2010-10-12 2012-07-25 北京大学 Three-dimensional vertical interconnecting structure and manufacturing method thereof
WO2015040798A1 (en) * 2013-09-20 2015-03-26 パナソニックＩｐマネジメント株式会社 Semiconductor device and manufacturing method therefor
JP2015076502A (en) * 2013-10-09 2015-04-20 ソニー株式会社 Semiconductor device and method of manufacturing the same, and electronic apparatus
KR20200130816A (en) * 2018-03-14 2020-11-20 도쿄엘렉트론가부시키가이샤 Substrate processing system, substrate processing method and computer storage medium
US10811361B2 (en) * 2018-06-12 2020-10-20 Vanguard International Semiconductor Singapore Pte. Ltd. Seal ring bonding structures

Also Published As

Publication number Publication date
TWI761957B (en) 2022-04-21
TW202137352A (en) 2021-10-01
US20220020721A1 (en) 2022-01-20
CN113496945A (en) 2021-10-12
TW202201585A (en) 2022-01-01
TWI779830B (en) 2022-10-01

Similar Documents

Publication Publication Date Title
KR102609290B1 (en) Diffusion barrier collar for interconnects
US10541230B2 (en) Semiconductor device and method for manufacturing same
US8896121B2 (en) Chip assembly system
US7391114B2 (en) Electrode pad section for external connection
TWI229890B (en) Semiconductor device and method of manufacturing same
JP5346044B2 (en) LAMINATED SEMICONDUCTOR SUBSTRATE, METHOD FOR MANUFACTURING SAME, AND METHOD FOR PRODUCING LAMINATED CHIP PACKAGE
JP6335099B2 (en) Semiconductor device and manufacturing method of semiconductor device
US6459152B1 (en) Semiconductor device having a chip, reinforcing plate, and sealing material sharing a common rear surface
TWI543327B (en) Semiconductor device carrier
JP5887638B2 (en) Light emitting diode
JP5275192B2 (en) Semiconductor device manufacturing method, semiconductor device, and wafer laminated structure
KR20120123919A (en) Method for manufacturing a chip stacked semiconductor package and the chip stacked semiconductor package thereof
WO2007040229A1 (en) Semiconductor device
WO2014196105A1 (en) Semiconductor device, and production method therefor
JP5157427B2 (en) Stacked semiconductor device, semiconductor substrate, and manufacturing method of stacked semiconductor device.
CN104916624A (en) Semiconductor device and method for manufacturing same
KR101799326B1 (en) Semiconductor package having CoC(Chip on Chip) structure and method for fabricating the same package
US20080217791A1 (en) Semiconductor device
US20210296281A1 (en) Wafer-bonding structure and method of forming thereof
TW201633412A (en) Semiconductor device and method of manufacturing the same
WO2013140654A1 (en) Semiconductor module
TWI786352B (en) Semiconductor structure
TW202224004A (en) Semiconductor device manufacturing method and semiconductor device
JP2013214556A (en) Wafer lamination, semiconductor substrate and manufacturing method of the same
JP2010073803A (en) Manufacturing method for semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTEGRATED SILICON SOLUTION INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WANG, HSINGYA ARTHUR;REEL/FRAME:052174/0289

Effective date: 20200220

AS Assignment

Owner name: INTEGRATED SILICON SOLUTION INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WANG, HSINGYA ARTHUR;CHOU, SHENG-YUAN;WANG, YU-TING;AND OTHERS;SIGNING DATES FROM 20200608 TO 20200609;REEL/FRAME:053277/0699

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION