US20210296242A1 - Side mounted interconnect bridges - Google Patents
Side mounted interconnect bridges Download PDFInfo
- Publication number
- US20210296242A1 US20210296242A1 US17/340,781 US202117340781A US2021296242A1 US 20210296242 A1 US20210296242 A1 US 20210296242A1 US 202117340781 A US202117340781 A US 202117340781A US 2021296242 A1 US2021296242 A1 US 2021296242A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- interconnect bridge
- semiconductor die
- attached
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 197
- 239000000758 substrate Substances 0.000 claims abstract description 197
- 229910052710 silicon Inorganic materials 0.000 claims description 34
- 239000010703 silicon Substances 0.000 claims description 34
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 33
- 229910000679 solder Inorganic materials 0.000 claims description 7
- 230000037361 pathway Effects 0.000 claims 2
- 238000000034 method Methods 0.000 abstract description 19
- 230000008878 coupling Effects 0.000 abstract description 7
- 238000010168 coupling process Methods 0.000 abstract description 7
- 238000005859 coupling reaction Methods 0.000 abstract description 7
- 239000010410 layer Substances 0.000 description 47
- 230000009467 reduction Effects 0.000 description 12
- 239000000463 material Substances 0.000 description 11
- 230000008569 process Effects 0.000 description 9
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 8
- 239000004593 Epoxy Substances 0.000 description 8
- 239000004020 conductor Substances 0.000 description 8
- 229910052802 copper Inorganic materials 0.000 description 8
- 239000010949 copper Substances 0.000 description 8
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 8
- 229910052737 gold Inorganic materials 0.000 description 8
- 239000010931 gold Substances 0.000 description 8
- 238000010586 diagram Methods 0.000 description 6
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 4
- 239000002356 single layer Substances 0.000 description 4
- 239000000919 ceramic Substances 0.000 description 3
- 238000004891 communication Methods 0.000 description 3
- 239000011521 glass Substances 0.000 description 3
- 238000003780 insertion Methods 0.000 description 3
- 230000037431 insertion Effects 0.000 description 3
- 229920000642 polymer Polymers 0.000 description 3
- 230000001413 cellular effect Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000004377 microelectronic Methods 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 230000008859 change Effects 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 238000009472 formulation Methods 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5381—Crossover interconnections, e.g. bridge stepovers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49805—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the leads being also applied on the sidewalls or the bottom of the substrate, e.g. leadless packages for surface mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5383—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5386—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06527—Special adaptation of electrical connections, e.g. rewiring, engineering changes, pressure contacts, layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06572—Auxiliary carrier between devices, the carrier having an electrical connection structure
Definitions
- Embodiments described herein generally relate to die interconnect bridges for microelectronic devices.
- Microelectronic devices such as integrated circuit packages often use a substrate to attach silicon dies to a larger circuit board, often called a motherboard.
- the substrate helps to support and protect the silicon dies, provide heat dissipation, and signal and power distribution.
- an interconnect bridge can be utilized to electrically couple the silicon dies.
- FIG. 1 is a cross-sectional view of an apparatus including an integrated circuit package utilizing an interconnect bridge such that a first end of the interconnect bridge is mounted to a side surface of a substrate and a second end of the interconnect bridge is attached to a motherboard.
- FIG. 2 is a cross-sectional view of apparatus including an integrated circuit package utilizing an interconnect bridge mounted to a side surface of a substrate to electrically couple two semiconductor dies.
- FIG. 3 is a cross-sectional view of an apparatus including an integrated circuit package utilizing an interconnect bridge embedded in a side surface of a substrate to electrically couple three semiconductor dies.
- FIG. 4 is an isometric view of a portion of a substrate showing trace routing for multi-layer break out pads.
- FIG. 5 is a process diagram of a method in accordance with some embodiments of the invention.
- FIG. 6 is a process diagram of a method in accordance with some embodiments of the invention.
- FIG. 7 is a process diagram of a method in accordance with some embodiments of the invention.
- FIG. 8 is a process diagram of a method in accordance with some embodiments of the invention.
- FIG. 9 is a block diagram of an electronic system in accordance with some embodiments of the invention.
- FIG. 1 shows one example of a cross-sectional view of an apparatus 100 including an integrated circuit package utilizing an interconnect bridge 130 with a first end attached to a side surface of a substrate 110 and a second end attached to a motherboard 150 to electrically couple a first semiconductor die 120 and a second semiconductor die 140 .
- the interconnect bridge 130 is passive.
- the passive interconnect bridge can be made of materials that include silicon, glass, polymer, or ceramic.
- the interconnect bridge 130 includes a repeater circuit.
- the first end of the interconnect bridge 130 is attached to the substrate 110 and the second end of the interconnect bridge 130 is attached to the motherboard 150 using side interconnects 132 .
- the first semiconductor die 120 is attached to a top surface 114 of the substrate 110 using a first set of semiconductor interconnects 122 .
- semiconductor die include a memory, a wireless device, a sensor, a graphics processing unit, a central processing unit, or other integrated circuit.
- the first semiconductor die 120 is electrically coupled to the first end of the interconnect bridge 130 through the first set of semiconductor interconnects 122 which are connected to a set of substrate traces in the substrate 110 .
- the set of semiconductor die interconnects 122 is an array of micro-bumps.
- the set of substrate traces connect the first set of semiconductor interconnects 122 to the side interconnects 132 that connect the interconnect bridge 130 to the substrate 110 .
- the substrate 110 electrically couples the first semiconductor die 120 to the interconnect bridge 130 .
- the side interconnects 132 are a set of multi-layer break out pads.
- the multi-layer break out pads can be made of materials that include copper, gold, aluminum, or other conductive material.
- the second semiconductor die 140 is attached to a top surface 154 of the motherboard 150 using a set second set of semiconductor interconnects 142 .
- the set of semiconductor interconnects can be C4 bumps, an array of micro-bumps, or other package interconnects.
- the motherboard 150 may be a circuit board, a printed circuit board, interposer, or other board designed for multiple components.
- the second semiconductor is electrically coupled to the second end of the interconnect bridge 130 through the second set of semiconductor interconnects 142 and a set of motherboard traces 152 .
- the substrate 110 is attached to the motherboard 150 using substrate interconnects 112 .
- the substrate interconnects 112 can be solder balls, wire bonds, conductive epoxy, etc. In some examples the substrate interconnects 112 are a ball grid array.
- Attaching the interconnect bridge 130 on a side surface 114 of the substrate 110 allows for high density interconnects between semiconductor dies without requiring the semiconductor dies to be located on a single surface of the substrate 110 .
- a first semiconductor die 120 can be attached to a top surface 114 of the substrate 110 and the second semiconductor die 140 can be attached to the motherboard 150 .
- This allows the substrate 110 to be smaller than conventional solutions because extra surface area is not required for the second semiconductor die 140 .
- This may be achieved by attaching the interconnect bridge 130 on a side surface 114 of the substrate 110 .
- the interconnect bridge 130 is in a substantially vertical orientation.
- Attaching the interconnect bridge 130 to a side surface 114 of the substrate 110 and/or in a substantially vertical orientation retains the benefits of using an interconnect bridge to electrically couple semiconductor dies without the need for the semiconductor dies to be attached to the same surface, or reside in the same plane.
- These benefits include a reduction of crosstalk, a reduction of insertion loss, a reduction in return loss, general improvements in signal integrity, significant improvements to electrical performance, and a reduction in the size of the substrate 110 .
- Reduction in the size of the substrate 110 is achieved by not needing both semiconductor dies to be attached to the same surface or for the semiconductor dies and the interconnect bridge 130 to lie in the same plane.
- side interconnects 132 are used to attach to a side surface 114 of the substrate 110 .
- traces within the substrate extend to the side surface 114 of the substrate 110 ending in multi-layer break out pads. These traces can run through multiple layers of the substrate, allowing the multi-layer break out pads to connect with the interconnect bridge 130 from multiple layers of the substrate.
- Side interconnects 132 are also used at the motherboard 150 to attach to the interconnect bridge 130 . As shown, the interconnect bridge 130 attaches within a cavity of the motherboard 150 . In some examples, the motherboard 150 does not have a cavity and the interconnect bridge 130 is attached to a side surface of the motherboard 150 .
- FIG. 2 shows one example of a cross-sectional view of an integrated circuit package 200 utilizing an interconnect bridge 230 mounted to a side surface of a substrate 210 to electrically couple a first semiconductor die 220 and a second semiconductor die 240 .
- the interconnect bridge 230 is passive.
- the passive interconnect bridge can be made of materials that include silicon, glass, polymer, or ceramic.
- the interconnect bridge 230 includes a repeater circuit.
- the interconnect bridge is attached to the substrate 210 using side interconnects 232 .
- the first semiconductor die 220 is attached to a top surface 214 of the substrate 210 using semiconductor interconnects 222 .
- semiconductor die include a memory, a wireless device, a sensor, a graphics processing unit, a central processing unit, or other integrated circuit.
- the first semiconductor die 220 is electrically coupled to the first end of the interconnect bridge 230 through the semiconductor interconnects 222 that are connected to a first set of substrate traces which are connected to the set of side interconnects 232 at the first end of the interconnect bridge 230 .
- the set of semiconductor die interconnects 222 is an array of micro-bumps.
- the second semiconductor die 240 is attached to a bottom surface 218 of the substrate 210 using a second set of semiconductor interconnects 242 .
- the second set of semiconductor interconnects 242 are connected to a second set of substrate traces which are connected to the side interconnects 232 at the second end of the interconnect bridge 230 .
- the side interconnects 232 are a set of multi-layer break out pads.
- the multi-layer break out pads can be made of materials that include copper, gold, aluminum, or other conductive material.
- the substrate 210 is attached to the motherboard 250 using substrate interconnects 212 .
- the motherboard 250 may be a circuit board, a printed circuit board, interposer, or other board designed for multiple components.
- the substrate interconnects 212 can be solder balls, wire bonds, conductive epoxy, etc. In some examples, the substrate interconnects 212 are a ball grid array. In some examples, the substrate interconnects 212 , the side interconnects 232 , and the semiconductor interconnects 242 are all the same type of interconnect. In some examples, the substrate interconnects 212 , the side interconnects 232 , and the semiconductor interconnects 242 are each a different type of interconnect. In some examples, two of either the substrate interconnects 212 , the side interconnects 232 , and the semiconductor interconnects 242 are the same type of interconnect and the third is a different type of interconnect.
- Attaching the interconnect bridge 230 to a side surface 216 of the substrate 210 allows for high density interconnects between semiconductor dies without requiring the semiconductor dies to be located on a single surface of the substrate 210 .
- a first semiconductor die 220 can be attached to a top surface 214 of the substrate 210 and the second semiconductor die 240 can be attached to a bottom surface 218 of the substrate 210 .
- the interconnect bridge 230 is in a substantially vertical orientation. Attaching the interconnect bridge 230 to a side surface 216 of the substrate 210 and/or in a substantially vertical orientation retains the benefits of using an interconnect bridge to electrically couple semiconductor dies without the need for the semiconductor dies to be attached to the same surface, or reside in the same plane.
- the benefits of using the interconnect bridge 230 in this manner include a reduction of crosstalk, a reduction of insertion loss, a reduction in return loss, general improvements to signal integrity, and a reduction in the size of the substrate 210 .
- side interconnects 232 are used.
- traces within the substrate extend to the side surface 216 of the substrate 210 ending in multi-layer break out pads. These traces can run through multiple layers of the substrate, allowing the multi-layer break out pads to connect with the interconnect bridge 230 at multiple layers of the substrate.
- FIG. 3 shows one example of a cross-sectional view of an integrated circuit package 300 utilizing an interconnect bridge 330 embedded in a side surface of a substrate 310 .
- the interconnect bridge 330 is passive.
- the passive interconnect bridge can be made of materials that include silicon, glass, polymer, or ceramic.
- the interconnect bridge 330 includes a repeater circuit.
- the first semiconductor die 320 is attached to a top surface 314 of the substrate 310 using a first set of semiconductor interconnects 322 .
- semiconductor die include a memory, a wireless device, a sensor, a graphics processing unit, a central processing unit, or other integrated circuit.
- the first set semiconductor interconnects 322 are connected to a first set of substrate traces which are connected to a first end of the interconnect bridge 330 using a set of side interconnects.
- the set of semiconductor die interconnects 322 is an array of micro-bumps.
- the second semiconductor die 340 is attached to a bottom surface 318 of the substrate 310 using a second set of semiconductor interconnects 342 .
- the second set of semiconductor interconnects 342 are connected to a second set of substrate traces which are connected to the second end of the interconnect bridge 330 using a set of side interconnects.
- the side interconnects 332 are a set of multi-layer break out pads.
- the multi-layer break out pads can be made of materials that include copper, gold, aluminum, or other conductive material.
- the substrate 310 is attached to a motherboard 350 using a set of substrate interconnects 312 .
- the motherboard 350 may be a circuit board, a printed circuit board, interposer, or other board designed for multiple components.
- the substrate interconnects 312 can be solder balls, wire bonds, conductive epoxy, etc. In some examples the substrate interconnects 312 are a ball-grid array.
- Embedding the interconnect bridge 330 in a side surface 316 of the substrate 310 allows for a high density connection between semiconductor dies without requiring the semiconductor dies to be located on a single surface of the substrate 310 .
- a first semiconductor die 320 can be attached to a top surface 314 of the substrate 310 and the second semiconductor die 240 can be attached to a bottom surface 318 of the substrate 310 .
- the interconnect bridge 330 is in a substantially vertical orientation. Embedding the interconnect bridge 330 in a side surface 316 of the substrate 310 and/or in a substantially vertical orientation retains the benefits of using an interconnect bridge to electrically couple semiconductor dies without the need for the semiconductor dies to be attached to the same surface, or reside in the same plane. In some examples, the interconnect bridge 330 is embedded in the substrate 310 away from any side surface. The benefits of using the interconnect bridge 330 include a reduction of crosstalk, a reduction of insertion loss, a reduction in return loss, and general improvements to signal integrity.
- FIG. 4 shows an isometric view of an example portion of a substrate 400 utilizing a set of multi-layer break out pads 440 on a side surface of a substrate.
- the substrate 400 may be representative of the substrates in FIGS. 1, 2, and 3 .
- the substrate 400 is composed of multiple layers 410 .
- a set of traces 420 is shown in a single layer break in routing configuration.
- the single layer break in routing configuration is used to distribute signals, power connections, and ground connections from a semiconductor die within a single layer 410 of the substrate.
- Vertical interconnects 430 are used to distribute the set of traces 420 from the single layer break in routing to other layers 410 of the substrate 400 .
- the vertical interconnects 430 are through-silicon vias.
- the set of traces 420 extend out from the vertical interconnects 430 to various layers 410 of the substrate 400 .
- Some traces of the set of traces 420 are shown extending out to a side surface of the substrate 400 terminating in multi-layer breakout pads 440 .
- the multi-layer break out pads 440 can be used as electrical interconnects that allow for signal, power, and ground connections on a side surface of the substrate 400 .
- multi-layer break out pads 440 can be used to attach components, such as an interconnect bridge, to a side surface of the substrate without being used as an electrical interconnect for signals, power, or ground.
- the multi-layer break out pads 440 can be made of materials that include copper, gold, aluminum, or other conductive material.
- FIG. 5 shows steps in an example process 500 of electrically coupling semiconductor dies using an interconnect bridge attached to a side surface of a substrate.
- a first semiconductor die is attached to a top surface of a substrate 502 .
- the first semiconductor can be attached to the substrate using an array of micro-bumps.
- Micro-bumps can be comprised of materials including copper, gold, conductive epoxy, or other conductive material.
- a first end of an interconnect bridge is attached to a side surface of the substrate, wherein the first end of the interconnect bridge is electrically coupled to the first semiconductor 504 .
- the interconnect bridge is attached to the substrate using a set of side interconnects.
- the side interconnects can include multi-layer break out pads, micro-bumps, or a ball grid array.
- a second semiconductor die is electrically coupled to a second end of the interconnect bridge 506 .
- the second semiconductor die is located on a motherboard.
- the motherboard may be a circuit board, a printed circuit board, interposer, or other board designed for multiple components.
- the second end of the interconnect bridge can be attached to a side surface of the motherboard such that the second end of the interconnect bridge is electrically coupled to the second semiconductor die.
- the interconnect bridge then electrically couples the first and second semiconductor die and provides a signal path between them.
- the side surface of the motherboard is located within a cavity in the motherboard.
- the second end of the interconnect bridge can be attached to the motherboard using a set of side interconnects.
- the set of side interconnects can include multi-layer break out pads, micro-bumps, or a ball grid array.
- the second semiconductor die is located on a bottom surface of the substrate.
- the second end of the interconnect bridge can be attached to a side surface of the substrate such that the second end of the interconnect bridge is electrically coupled to the second semiconductor die.
- the interconnect bridge then electrically couples the first and second semiconductor die and provides a signal path between them.
- the second end of the interconnect bridge can be attached to the substrate using a set of side interconnects.
- the set of side interconnects can include multi-layer break out pads, micro-bumps, or a ball grid array.
- FIG. 6 shows steps in an example process 600 of electrically coupling semiconductor dies using an interconnect bridge attached to a side surface of a substrate.
- a first semiconductor die is attached to a top surface of a substrate 602 .
- the first semiconductor can be attached to the substrate using an array of micro-bumps.
- Micro-bumps can be comprised of materials including copper, gold, conductive epoxy, or other conductive material.
- a first end of an interconnect bridge is attached to a side surface of the substrate, wherein the first end of the interconnect bridge is electrically coupled to the first semiconductor die 604 .
- the interconnect bridge is attached to the substrate using a set of side interconnects.
- the side interconnects can include multi-layer break out pads, micro-bumps, or a ball grid array.
- a bottom surface of the substrate is attached to a motherboard 606 .
- the motherboard may be a circuit board, a printed circuit board, interposer, or other board designed for multiple components.
- the bottom surface of the substrate can be attached to the motherboard using a set of substrate interconnects.
- the substrate interconnects can be solder balls, wire bonds, conductive epoxy, etc. In some examples the substrate interconnects are a ball grid array.
- a second semiconductor die is attached to the motherboard 608 .
- the second semiconductor die can be attached to the motherboard using an array of micro-bumps.
- a second end of the interconnect bridge is attached to the motherboard, the second end of the interconnect bridge electrically coupled to the second semiconductor die 610 .
- the interconnect bridge electrically couples the first and second semiconductor die and provides a signal path between them.
- the side surface of the motherboard is located within a cavity in the motherboard.
- the second end of the interconnect bridge can be attached to the motherboard using a set of side interconnects.
- the set of side interconnects can include multi-layer break out pads, micro-bumps, or a ball grid array.
- FIG. 7 shows steps in an example process 700 of electrically coupling semiconductor dies using an interconnect bridge attached to a side surface of a substrate.
- a first semiconductor die is attached to a top surface of a substrate 702 .
- the first semiconductor is attached to the top surface of the substrate using an array of micro-bumps.
- Micro-bumps can be comprised of materials including copper, gold, conductive epoxy, or other conductive material.
- a first end of an interconnect bridge is attached to a side surface of the substrate, wherein the first end of the interconnect bridge is electrically coupled to the first semiconductor die 704 .
- the interconnect bridge is attached to the substrate using a set of side interconnects.
- the side interconnects can include multi-layer break out pads, micro-bumps, or a ball grid array.
- a second end of the interconnect bridge is attached to the side surface of the substrate 706 .
- the second end of the interconnect bridge can be attached to the substrate using a set of side interconnects.
- the set of side interconnects can include multi-layer break out pads, micro-bumps, or a ball grid array.
- a second semiconductor die is attached to a bottom surface the substrate, wherein the second semiconductor die is electrically coupled to the second end of the interconnect bridge via the substrate 708 .
- the second semiconductor is attached to the substrate using an array of micro-bumps.
- the interconnect bridge electrically couples the first and second semiconductor die and provides a signal path between them.
- FIG. 8 shows steps in an example process 800 of electrically coupling semiconductor dies using an interconnect bridge at least partially embedded in a side surface of a substrate.
- a first semiconductor die is attached to a top surface of a substrate 802 .
- the first semiconductor is attached to the top surface of the substrate using an array of micro-bumps.
- Micro-bumps can be comprised of materials including copper, gold, conductive epoxy, or other conductive material.
- An interconnect bridge is at least partially embedded in a side surface of the substrate, wherein a first end of the interconnect bridge is electrically coupled to the first semiconductor 804 .
- the interconnect bridge is electrically coupled to the substrate using a set of side interconnects.
- the side interconnects can include multi-layer break out pads, micro-bumps, or a ball grid array.
- the first end of the interconnect bridge can be electrically coupled to the first semiconductor, via the substrate, through a first set of side interconnects.
- a second semiconductor die is attached to a bottom surface of the substrate, wherein the second semiconductor is electrically coupled to a second end of the interconnect bridge via the substrate 806 .
- the interconnect bridge electrically couples the first and second semiconductor die and provides a signal path between them.
- FIG. 9 illustrates a system level diagram, according to one embodiment of the invention.
- FIG. 9 depicts an example of an electronic device (e.g., system) including the integrated circuit package utilizing an interconnect bridge attached to a side surface of a substrate described in the present disclosure.
- FIG. 9 is included to show an example of a higher level device application for the present invention.
- system 900 includes, but is not limited to, a desktop computer, a laptop computer, a netbook, a tablet, a notebook computer, a personal digital assistant (PDA), a server, a workstation, a cellular telephone, a mobile computing device, a smart phone, an Internet appliance or any other type of computing device.
- system 900 is a system on a chip (SOC) system.
- SOC system on a chip
- processor 910 has one or more processing cores 912 and 912 N, where 912 N represents the Nth processor core inside processor 910 where N is a positive integer.
- system 900 includes multiple processors including 910 and 905 , where processor 905 has logic similar or identical to the logic of processor 910 .
- processing core 912 includes, but is not limited to, pre-fetch logic to fetch instructions, decode logic to decode the instructions, execution logic to execute instructions and the like.
- processor 910 has a cache memory 916 to cache instructions and/or data for system 900 . Cache memory 916 may be organized into a hierarchal structure including one or more levels of cache memory.
- processor 910 includes a memory controller 914 , which is operable to perform functions that enable the processor 910 to access and communicate with memory 930 that includes a volatile memory 932 and/or a non-volatile memory 934 .
- processor 910 is coupled with memory 930 and chipset 920 .
- Processor 910 may also be coupled to a wireless antenna 978 to communicate with any device configured to transmit and/or receive wireless signals.
- the wireless antenna interface 978 operates in accordance with, but is not limited to, the IEEE 902.11 standard and its related family, Home Plug AV (HPAV), Ultra Wide Band (UWB), Bluetooth, WiMax, or any form of wireless communication protocol.
- volatile memory 932 includes, but is not limited to, Synchronous Dynamic Random Access Memory (SDRAM), Dynamic Random Access Memory (DRAM). RAMBUS Dynamic Random Access Memory (RDRAM), and/or any other type of random access memory device.
- Non-volatile memory 934 includes, but is not limited to, flash memory, phase change memory (PCM), read-only memory (ROM), electrically erasable programmable read-only memory (EEPROM), or any other type of non-volatile memory device.
- Memory 930 stores information and instructions to be executed by processor 910 .
- memory 930 may also store temporary variables or other intermediate information while processor 910 is executing instructions.
- chipset 920 connects with processor 910 via Point-to-Point (PtP or P-P) interfaces 917 and 922 .
- Chipset 920 enables processor 910 to electrically couple to other elements in system 900 .
- interfaces 917 and 922 operate in accordance with a PtP communication protocol such as the Intel® QuickPath Interconnect (QPI) or the like. In other embodiments, a different interconnect may be used.
- PtP Point-to-Point
- QPI QuickPath Interconnect
- chipset 920 is operable to communicate with processor 910 , 905 N, display device 940 , and other devices 972 , 976 , 974 , 960 , 962 , 964 , 966 , 977 , etc.
- Chipset 920 may also be coupled to a wireless antenna 978 to communicate with any device configured to transmit and/or receive wireless signals.
- Chipset 920 connects to display device 940 via interface 926 .
- Display 940 may be, for example, a liquid crystal display (LCD), a plasma display, cathode ray tube (CRT) display, or any other form of visual display device.
- processor 910 and chipset 920 are merged into a single SOC.
- chipset 920 connects to one or more buses 950 and 955 that interconnect various elements 974 , 960 , 962 , 964 , and 966 .
- Buses 950 and 955 may be interconnected together via a bus bridge 972 .
- chipset 920 via interface 924 , couples with a non-volatile memory 960 , a mass storage device(s) 962 , a keyboard/mouse 964 , a network interface 966 , smart TV 976 , consumer electronics 977 , etc.
- mass storage device 962 includes, but is not limited to, a solid state drive, a hard disk drive, a universal serial bus flash memory drive, or any other form of computer data storage medium.
- network interface 966 is implemented by any type of well known network interface standard including, but not limited to, an Ethernet interface, a universal serial bus (USB) interface, a Peripheral Component Interconnect (PCI) Express interface, a wireless interface and/or any other suitable type of interface.
- the wireless interface operates in accordance with, but is not limited to, the IEEE 902.11 standard and its related family, Home Plug AV (HPAV), Ultra Wide Band (UWB), Bluetooth, WiMax, or any form of wireless communication protocol.
- modules shown in FIG. 9 are depicted as separate blocks within the system 900 , the functions performed by some of these blocks may be integrated within a single semiconductor circuit or may be implemented using two or more separate integrated circuits.
- cache memory 916 is depicted as a separate block within processor 910 , cache memory 916 (or selected aspects of 916 ) can be incorporated into processor core 912 .
- Example 1 is a semiconductor device, comprising: a substrate; a first semiconductor die attached to the substrate; an interconnect bridge attached to a side surface of the substrate and wherein the interconnect bridge is electrically coupled to the first semiconductor die; and a second semiconductor die electrically coupled to a second end of the interconnect bridge.
- Example 2 the subject matter of Example 1 optionally includes wherein the substrate includes multi-layer break out pads; and wherein the interconnect bridge is attached to the side surface of the substrate and electrically coupled to the semiconductor die via the multi-layer break out pads.
- Example 3 the subject matter of Example 2 optionally includes a motherboard attached to the substrate; and wherein the second semiconductor die is attached to the motherboard.
- Example 4 the subject matter of Example 3 optionally includes wherein the motherboard includes a cavity; wherein the second end of the interconnect bridge extends into the cavity of the motherboard; wherein the interconnect bridge is attached to the motherboard within the cavity of the motherboard; and wherein the interconnect bridge is electrically coupled to the second semiconductor die via the motherboard.
- Example 5 the subject matter of any one or more of Examples 2-4 optionally include wherein the second semiconductor die is attached to the substrate on a surface of the substrate opposite the first semiconductor die.
- Example 6 the subject matter of Example 5 optionally includes wherein the second end of the interconnect bridge is attached to the side surface of the substrate and electrically coupled to the second semiconductor die via the multi-layer break out pads.
- Example 7 the subject matter of any one or more of Examples 1-6 optionally include wherein the interconnect bridge is at least partially embedded in the side surface of the substrate.
- Example 8 the subject matter of Example 7 optionally includes wherein the second semiconductor die is attached to the substrate on a surface of the substrate opposite the surface of the substrate the first semiconductor die is attached to; and wherein the second semiconductor die is electrically coupled to the interconnect bridge.
- Example 9 the subject matter of any one or more of Examples 1-8 optionally include wherein the second semiconductor die is a memory die.
- Example 10 the subject matter of any one or more of Examples 1-9 optionally include wherein the first semiconductor die is a central processing unit.
- Example 11 the subject matter of any one or more of Examples 1-10 optionally include wherein the interconnect bridge is a silicon interconnect bridge.
- Example 12 the subject matter of any one or more of Examples 1-1l optionally include wherein the interconnect bridge is attached to the substrate substantially orthogonal to the first semiconductor die.
- Example 13 is a semiconductor device, comprising: a substrate; a first semiconductor die attached to a top surface of the substrate; a silicon interconnect bridge attached to a side surface of the substrate, the side surface substantially orthogonal to the top surface, and wherein a first end of the silicon interconnect bridge is electrically coupled to the first semiconductor die via the substrate; and a second semiconductor die electrically coupled to a second end of the silicon interconnect bridge.
- Example 14 the subject matter of Example 13 optionally includes wherein the substrate includes multi-layer break out pads; and wherein the silicon interconnect bridge is attached to the side surface of the substrate and electrically coupled to the semiconductor die via the multi-layer break out pads.
- Example 15 the subject matter of Example 14 optionally includes a motherboard attached to a bottom surface of the substrate, the bottom surface opposite the top surface; and wherein the second semiconductor die is attached to the motherboard; wherein the motherboard includes a cavity; wherein the second end of the silicon interconnect bridge extends into the cavity of the motherboard; wherein the silicon interconnect bridge is attached to the motherboard within the cavity of the motherboard; and wherein the silicon interconnect bridge is electrically coupled to the second semiconductor die via the motherboard.
- Example 16 the subject matter of any one or more of Examples 14-15 optionally include wherein the second semiconductor die is attached to a bottom surface of the substrate, the bottom surface opposite the top surface.
- Example 17 the subject matter of Example 16 optionally includes wherein the second end of the silicon interconnect bridge is attached to the side surface of the substrate and electrically coupled to the second semiconductor die via the multi-layer break out pads.
- Example 18 the subject matter of any one or more of Examples 13-17 optionally include wherein the silicon interconnect bridge is at least partially embedded in the substrate; wherein the second semiconductor die is attached to a bottom surface of the substrate, the bottom surface opposite the top surface; and wherein the second semiconductor die is electrically coupled to the silicon interconnect bridge via the substrate.
- Example 19 the subject matter of Example 18 optionally includes wherein the substrate includes a first set of multi-layer break out pads and a second set of multi-layer break out pads; wherein the first end of the silicon interconnect bridge is electrically coupled to the first semiconductor die via the first set of multi-layer break out pads; and wherein the second end of the silicon interconnect bridge is electrically coupled to the second semiconductor die via the second set of multi-layer break out pads.
- Example 20 the subject matter of any one or more of Examples 13-19 optionally include wherein the second semiconductor die is a memory die.
- Example 21 is a computing device, comprising: a mass storage device; a substrate; a first semiconductor die attached to a top surface of the substrate; a silicon interconnect bridge attached to a side surface of the substrate, the side surface substantially orthogonal to the top surface, and wherein a first end of the silicon interconnect bridge is electrically coupled to the first semiconductor die via the substrate; and a second semiconductor die electrically coupled to a second end of the silicon interconnect bridge.
- Example 22 the subject matter of Example 21 optionally includes wherein the substrate includes multi-layer break out pads; and wherein the silicon interconnect bridge is attached to the side surface of the substrate and electrically coupled to the semiconductor die via the multi-layer break out pads.
- Example 23 the subject matter of Example 22 optionally includes a motherboard attached to a bottom surface of the substrate, the bottom surface opposite the top surface; and wherein the second semiconductor die is attached to the motherboard; wherein the motherboard includes a cavity; wherein the second end of the silicon interconnect bridge extends into the cavity of the motherboard; wherein the silicon interconnect bridge is attached to the motherboard within the cavity of the motherboard; and wherein the silicon interconnect bridge is electrically coupled to the second semiconductor die via the motherboard.
- Example 24 the subject matter of any one or more of Examples 22-23 optionally include wherein the second semiconductor die is attached to a bottom surface of the substrate, the bottom surface opposite the top surface.
- Example 25 the subject matter of Example 24 optionally includes wherein the second end of the silicon interconnect bridge is attached to the side surface of the substrate and electrically coupled to the second semiconductor die via the multi-layer break out pads.
- Example 26 the subject matter of any one or more of Examples 21-25 optionally include wherein the silicon interconnect bridge is at least partially embedded in the substrate; wherein the second semiconductor die is attached to a bottom surface of the substrate, the bottom surface opposite the top surface; and wherein the second semiconductor die is electrically coupled to the silicon interconnect bridge via the substrate.
- Example 27 the subject matter of Example 26 optionally includes wherein the substrate includes a first set of multi-layer break out pads and a second set of multi-layer break out pads; wherein the first end of the silicon interconnect bridge is electrically coupled to the first semiconductor die via the first set of multi-layer break out pads; and wherein the second end of the silicon interconnect bridge is electrically coupled to the second semiconductor die via the second set of multi-layer break out pads.
- Example 28 the subject matter of any one or more of Examples 21-27 optionally include wherein the computing device is a cellular telephone.
- Example 29 is a method comprising: attaching a first semiconductor die to a top surface of a substrate; attaching a first end of an interconnect bridge to a side surface of the substrate, wherein the first end of the interconnect bridge is electrically coupled to the first semiconductor; and coupling, electrically, a second semiconductor die to a second end of the interconnect bridge.
- Example 30 the subject matter of Example 29 optionally includes wherein attaching the first end of the interconnect bridge to the side surface of the substrate includes using a set of multi-layer break out pads of the substrate.
- Example 31 the subject matter of Example 30 optionally includes attaching a bottom surface of the substrate to a motherboard, wherein the motherboard includes a cavity; wherein the second end of the interconnect bridge extends into the cavity; and wherein coupling the second semiconductor die to the second end of the interconnect bridge includes attaching the second end of the interconnect bridge to the motherboard with the cavity.
- Example 32 the subject matter of any one or more of Examples 29-31 optionally include wherein the substrate includes multi-layer break out pads; wherein the second semiconductor die is attached to the bottom surface of the substrate; wherein the first end of the interconnect bridge is electrically coupled to the first semiconductor die via the multi-layer break out pads; and wherein the second end of the interconnect bridge is electrically coupled to the second semiconductor die via the multi-layer break out pads.
- Example 33 the subject matter of any one or more of Examples 29-32 optionally include where attaching the interconnect bridge to a second side of the substrate includes at least partially embedding the interconnect bridge in the substrate.
- the terms “a” or “an” are used, as is common in patent documents, to include one or more than one, independent of any other instances or usages of “at least one” or “one or more.”
- the term “or” is used to refer to a nonexclusive or, such that “A or B” includes “A but not B,” “B but not A,” and “A and B,” unless otherwise indicated.
Abstract
A device and method of utilizing an interconnect bridge to electrically couple two semiconductor dies located on different surfaces. Integrated circuit packages using an interconnect bridge to electrically couple a semiconductor die on a substrate to a semiconductor die on a motherboard are shown. Integrated circuit packages using an interconnect bridge to electrically couple a semiconductor die on a top surface of a substrate to a semiconductor die on a bottom surface of a substrate are shown. Methods of electrically coupling semiconductor dies on different surfaces using interconnect bridges are shown.
Description
- This application is a divisional of U.S. application Ser. No. 16/474,005, filed Jun. 26, 2019, which is a U.S. National Stage Application under 35 U.S.C. 371 from International Application No. PCT/US2017/024803, filed Mar. 29, 2017, published as WO 2018/182598, all of which are incorporated herein by reference in their entirety.
- Embodiments described herein generally relate to die interconnect bridges for microelectronic devices.
- Microelectronic devices such as integrated circuit packages often use a substrate to attach silicon dies to a larger circuit board, often called a motherboard. The substrate helps to support and protect the silicon dies, provide heat dissipation, and signal and power distribution. When multiple silicon dies are attached to a single surface of a substrate, an interconnect bridge can be utilized to electrically couple the silicon dies.
-
FIG. 1 is a cross-sectional view of an apparatus including an integrated circuit package utilizing an interconnect bridge such that a first end of the interconnect bridge is mounted to a side surface of a substrate and a second end of the interconnect bridge is attached to a motherboard. -
FIG. 2 is a cross-sectional view of apparatus including an integrated circuit package utilizing an interconnect bridge mounted to a side surface of a substrate to electrically couple two semiconductor dies. -
FIG. 3 is a cross-sectional view of an apparatus including an integrated circuit package utilizing an interconnect bridge embedded in a side surface of a substrate to electrically couple three semiconductor dies. -
FIG. 4 is an isometric view of a portion of a substrate showing trace routing for multi-layer break out pads. -
FIG. 5 is a process diagram of a method in accordance with some embodiments of the invention. -
FIG. 6 is a process diagram of a method in accordance with some embodiments of the invention. -
FIG. 7 is a process diagram of a method in accordance with some embodiments of the invention. -
FIG. 8 is a process diagram of a method in accordance with some embodiments of the invention. -
FIG. 9 is a block diagram of an electronic system in accordance with some embodiments of the invention. -
FIG. 1 shows one example of a cross-sectional view of anapparatus 100 including an integrated circuit package utilizing aninterconnect bridge 130 with a first end attached to a side surface of asubstrate 110 and a second end attached to amotherboard 150 to electrically couple a first semiconductor die 120 and asecond semiconductor die 140. In some examples, theinterconnect bridge 130 is passive. The passive interconnect bridge can be made of materials that include silicon, glass, polymer, or ceramic. In some examples, theinterconnect bridge 130 includes a repeater circuit. - The first end of the
interconnect bridge 130 is attached to thesubstrate 110 and the second end of theinterconnect bridge 130 is attached to themotherboard 150 usingside interconnects 132. Thefirst semiconductor die 120 is attached to atop surface 114 of thesubstrate 110 using a first set ofsemiconductor interconnects 122. Examples of semiconductor die include a memory, a wireless device, a sensor, a graphics processing unit, a central processing unit, or other integrated circuit. Thefirst semiconductor die 120 is electrically coupled to the first end of theinterconnect bridge 130 through the first set ofsemiconductor interconnects 122 which are connected to a set of substrate traces in thesubstrate 110. In an example, the set ofsemiconductor die interconnects 122 is an array of micro-bumps. - The set of substrate traces connect the first set of
semiconductor interconnects 122 to theside interconnects 132 that connect theinterconnect bridge 130 to thesubstrate 110. Thesubstrate 110 electrically couples the first semiconductor die 120 to theinterconnect bridge 130. In an example, theside interconnects 132 are a set of multi-layer break out pads. The multi-layer break out pads can be made of materials that include copper, gold, aluminum, or other conductive material. Thesecond semiconductor die 140 is attached to atop surface 154 of themotherboard 150 using a set second set ofsemiconductor interconnects 142. The set of semiconductor interconnects can be C4 bumps, an array of micro-bumps, or other package interconnects. Themotherboard 150 may be a circuit board, a printed circuit board, interposer, or other board designed for multiple components. The second semiconductor is electrically coupled to the second end of theinterconnect bridge 130 through the second set ofsemiconductor interconnects 142 and a set ofmotherboard traces 152. Thesubstrate 110 is attached to themotherboard 150 usingsubstrate interconnects 112. Thesubstrate interconnects 112 can be solder balls, wire bonds, conductive epoxy, etc. In some examples thesubstrate interconnects 112 are a ball grid array. - Attaching the
interconnect bridge 130 on aside surface 114 of thesubstrate 110 allows for high density interconnects between semiconductor dies without requiring the semiconductor dies to be located on a single surface of thesubstrate 110. As shown in the example cross-sectional view of theintegrated circuit 100, afirst semiconductor die 120 can be attached to atop surface 114 of thesubstrate 110 and thesecond semiconductor die 140 can be attached to themotherboard 150. This allows thesubstrate 110 to be smaller than conventional solutions because extra surface area is not required for the second semiconductor die 140. This may be achieved by attaching theinterconnect bridge 130 on aside surface 114 of thesubstrate 110. In some examples, theinterconnect bridge 130 is in a substantially vertical orientation. Attaching theinterconnect bridge 130 to aside surface 114 of thesubstrate 110 and/or in a substantially vertical orientation retains the benefits of using an interconnect bridge to electrically couple semiconductor dies without the need for the semiconductor dies to be attached to the same surface, or reside in the same plane. These benefits include a reduction of crosstalk, a reduction of insertion loss, a reduction in return loss, general improvements in signal integrity, significant improvements to electrical performance, and a reduction in the size of thesubstrate 110. Reduction in the size of thesubstrate 110 is achieved by not needing both semiconductor dies to be attached to the same surface or for the semiconductor dies and theinterconnect bridge 130 to lie in the same plane. - To attach the
interconnect bridge 130 to aside surface 114 of thesubstrate 110,side interconnects 132 are used. In some examples, traces within the substrate extend to theside surface 114 of thesubstrate 110 ending in multi-layer break out pads. These traces can run through multiple layers of the substrate, allowing the multi-layer break out pads to connect with theinterconnect bridge 130 from multiple layers of the substrate.Side interconnects 132 are also used at themotherboard 150 to attach to theinterconnect bridge 130. As shown, theinterconnect bridge 130 attaches within a cavity of themotherboard 150. In some examples, themotherboard 150 does not have a cavity and theinterconnect bridge 130 is attached to a side surface of themotherboard 150. -
FIG. 2 shows one example of a cross-sectional view of anintegrated circuit package 200 utilizing aninterconnect bridge 230 mounted to a side surface of asubstrate 210 to electrically couple a first semiconductor die 220 and asecond semiconductor die 240. In some examples, theinterconnect bridge 230 is passive. The passive interconnect bridge can be made of materials that include silicon, glass, polymer, or ceramic. In some examples, theinterconnect bridge 230 includes a repeater circuit. - As shown the interconnect bridge is attached to the
substrate 210 usingside interconnects 232. Thefirst semiconductor die 220 is attached to atop surface 214 of thesubstrate 210 using semiconductor interconnects 222. Examples of semiconductor die include a memory, a wireless device, a sensor, a graphics processing unit, a central processing unit, or other integrated circuit. Thefirst semiconductor die 220 is electrically coupled to the first end of theinterconnect bridge 230 through the semiconductor interconnects 222 that are connected to a first set of substrate traces which are connected to the set ofside interconnects 232 at the first end of theinterconnect bridge 230. In an example, the set of semiconductor die interconnects 222 is an array of micro-bumps. - The
second semiconductor die 240 is attached to abottom surface 218 of thesubstrate 210 using a second set ofsemiconductor interconnects 242. The second set ofsemiconductor interconnects 242 are connected to a second set of substrate traces which are connected to the side interconnects 232 at the second end of theinterconnect bridge 230. In an example, the side interconnects 232 are a set of multi-layer break out pads. The multi-layer break out pads can be made of materials that include copper, gold, aluminum, or other conductive material. Thesubstrate 210 is attached to themotherboard 250 using substrate interconnects 212. Themotherboard 250 may be a circuit board, a printed circuit board, interposer, or other board designed for multiple components. The substrate interconnects 212 can be solder balls, wire bonds, conductive epoxy, etc. In some examples, the substrate interconnects 212 are a ball grid array. In some examples, the substrate interconnects 212, the side interconnects 232, and the semiconductor interconnects 242 are all the same type of interconnect. In some examples, the substrate interconnects 212, the side interconnects 232, and the semiconductor interconnects 242 are each a different type of interconnect. In some examples, two of either the substrate interconnects 212, the side interconnects 232, and the semiconductor interconnects 242 are the same type of interconnect and the third is a different type of interconnect. - Attaching the
interconnect bridge 230 to aside surface 216 of thesubstrate 210 allows for high density interconnects between semiconductor dies without requiring the semiconductor dies to be located on a single surface of thesubstrate 210. As shown in the example cross-sectional view of theintegrated circuit 200, a first semiconductor die 220 can be attached to atop surface 214 of thesubstrate 210 and the second semiconductor die 240 can be attached to abottom surface 218 of thesubstrate 210. This allows thesubstrate 210 to be smaller than conventional solutions, while having both semiconductors on thesubstrate 210 because the surface area for the second semiconductor die 240 is not required to be on the same surface that the first semiconductor die 220 is attached to. This is achieved by attaching theinterconnect bridge 230 on aside surface 216 of thesubstrate 210. In some examples, theinterconnect bridge 230 is in a substantially vertical orientation. Attaching theinterconnect bridge 230 to aside surface 216 of thesubstrate 210 and/or in a substantially vertical orientation retains the benefits of using an interconnect bridge to electrically couple semiconductor dies without the need for the semiconductor dies to be attached to the same surface, or reside in the same plane. The benefits of using theinterconnect bridge 230 in this manner include a reduction of crosstalk, a reduction of insertion loss, a reduction in return loss, general improvements to signal integrity, and a reduction in the size of thesubstrate 210. - To attach the
interconnect bridge 230 to aside surface 216 of thesubstrate 210, side interconnects 232 are used. In some examples, traces within the substrate extend to theside surface 216 of thesubstrate 210 ending in multi-layer break out pads. These traces can run through multiple layers of the substrate, allowing the multi-layer break out pads to connect with theinterconnect bridge 230 at multiple layers of the substrate. -
FIG. 3 shows one example of a cross-sectional view of anintegrated circuit package 300 utilizing aninterconnect bridge 330 embedded in a side surface of asubstrate 310. In some examples, theinterconnect bridge 330 is passive. The passive interconnect bridge can be made of materials that include silicon, glass, polymer, or ceramic. In some examples, theinterconnect bridge 330 includes a repeater circuit. - The first semiconductor die 320 is attached to a
top surface 314 of thesubstrate 310 using a first set of semiconductor interconnects 322. Examples of semiconductor die include a memory, a wireless device, a sensor, a graphics processing unit, a central processing unit, or other integrated circuit. The first set semiconductor interconnects 322 are connected to a first set of substrate traces which are connected to a first end of theinterconnect bridge 330 using a set of side interconnects. In an example, the set of semiconductor dieinterconnects 322 is an array of micro-bumps. - The second semiconductor die 340 is attached to a
bottom surface 318 of thesubstrate 310 using a second set of semiconductor interconnects 342. The second set ofsemiconductor interconnects 342 are connected to a second set of substrate traces which are connected to the second end of theinterconnect bridge 330 using a set of side interconnects. In an example, the side interconnects 332 are a set of multi-layer break out pads. The multi-layer break out pads can be made of materials that include copper, gold, aluminum, or other conductive material. Thesubstrate 310 is attached to amotherboard 350 using a set of substrate interconnects 312. Themotherboard 350 may be a circuit board, a printed circuit board, interposer, or other board designed for multiple components. The substrate interconnects 312 can be solder balls, wire bonds, conductive epoxy, etc. In some examples the substrate interconnects 312 are a ball-grid array. - Embedding the
interconnect bridge 330 in aside surface 316 of thesubstrate 310 allows for a high density connection between semiconductor dies without requiring the semiconductor dies to be located on a single surface of thesubstrate 310. As shown in the example cross-sectional view of theintegrated circuit 300, a first semiconductor die 320 can be attached to atop surface 314 of thesubstrate 310 and the second semiconductor die 240 can be attached to abottom surface 318 of thesubstrate 310. This allows thesubstrate 310 to be smaller, while having both semiconductors on thesubstrate 310 because the surface area for the second semiconductor die 340 is not required to be on the same surface that the first semiconductor die 320 is attached to. This is achieved by embedding theinterconnect bridge 330 in aside surface 316 of thesubstrate 310. In some examples, theinterconnect bridge 330 is in a substantially vertical orientation. Embedding theinterconnect bridge 330 in aside surface 316 of thesubstrate 310 and/or in a substantially vertical orientation retains the benefits of using an interconnect bridge to electrically couple semiconductor dies without the need for the semiconductor dies to be attached to the same surface, or reside in the same plane. In some examples, theinterconnect bridge 330 is embedded in thesubstrate 310 away from any side surface. The benefits of using theinterconnect bridge 330 include a reduction of crosstalk, a reduction of insertion loss, a reduction in return loss, and general improvements to signal integrity. -
FIG. 4 shows an isometric view of an example portion of asubstrate 400 utilizing a set of multi-layer break outpads 440 on a side surface of a substrate. In some examples, thesubstrate 400 may be representative of the substrates inFIGS. 1, 2, and 3 . Thesubstrate 400 is composed ofmultiple layers 410. A set oftraces 420 is shown in a single layer break in routing configuration. In some examples the single layer break in routing configuration is used to distribute signals, power connections, and ground connections from a semiconductor die within asingle layer 410 of the substrate. -
Vertical interconnects 430 are used to distribute the set oftraces 420 from the single layer break in routing toother layers 410 of thesubstrate 400. In some examples, thevertical interconnects 430 are through-silicon vias. The set oftraces 420 extend out from thevertical interconnects 430 tovarious layers 410 of thesubstrate 400. Some traces of the set oftraces 420 are shown extending out to a side surface of thesubstrate 400 terminating in multi-layerbreakout pads 440. The multi-layer break outpads 440 can be used as electrical interconnects that allow for signal, power, and ground connections on a side surface of thesubstrate 400. In some examples, multi-layer break outpads 440 can be used to attach components, such as an interconnect bridge, to a side surface of the substrate without being used as an electrical interconnect for signals, power, or ground. The multi-layer break outpads 440 can be made of materials that include copper, gold, aluminum, or other conductive material. -
FIG. 5 shows steps in anexample process 500 of electrically coupling semiconductor dies using an interconnect bridge attached to a side surface of a substrate. InFIG. 5 a first semiconductor die is attached to a top surface of asubstrate 502. In some examples, the first semiconductor can be attached to the substrate using an array of micro-bumps. Micro-bumps can be comprised of materials including copper, gold, conductive epoxy, or other conductive material. - A first end of an interconnect bridge is attached to a side surface of the substrate, wherein the first end of the interconnect bridge is electrically coupled to the
first semiconductor 504. In some examples, the interconnect bridge is attached to the substrate using a set of side interconnects. The side interconnects can include multi-layer break out pads, micro-bumps, or a ball grid array. - A second semiconductor die is electrically coupled to a second end of the
interconnect bridge 506. In some examples the second semiconductor die is located on a motherboard. The motherboard may be a circuit board, a printed circuit board, interposer, or other board designed for multiple components. The second end of the interconnect bridge can be attached to a side surface of the motherboard such that the second end of the interconnect bridge is electrically coupled to the second semiconductor die. The interconnect bridge then electrically couples the first and second semiconductor die and provides a signal path between them. In some examples, the side surface of the motherboard is located within a cavity in the motherboard. In some examples, the second end of the interconnect bridge can be attached to the motherboard using a set of side interconnects. The set of side interconnects can include multi-layer break out pads, micro-bumps, or a ball grid array. - In some examples, the second semiconductor die is located on a bottom surface of the substrate. The second end of the interconnect bridge can be attached to a side surface of the substrate such that the second end of the interconnect bridge is electrically coupled to the second semiconductor die. The interconnect bridge then electrically couples the first and second semiconductor die and provides a signal path between them. In some examples, the second end of the interconnect bridge can be attached to the substrate using a set of side interconnects. The set of side interconnects can include multi-layer break out pads, micro-bumps, or a ball grid array.
-
FIG. 6 shows steps in anexample process 600 of electrically coupling semiconductor dies using an interconnect bridge attached to a side surface of a substrate. InFIG. 6 a first semiconductor die is attached to a top surface of asubstrate 602. In some examples, the first semiconductor can be attached to the substrate using an array of micro-bumps. Micro-bumps can be comprised of materials including copper, gold, conductive epoxy, or other conductive material. - A first end of an interconnect bridge is attached to a side surface of the substrate, wherein the first end of the interconnect bridge is electrically coupled to the first semiconductor die 604. In some examples, the interconnect bridge is attached to the substrate using a set of side interconnects. The side interconnects can include multi-layer break out pads, micro-bumps, or a ball grid array.
- A bottom surface of the substrate is attached to a
motherboard 606. The motherboard may be a circuit board, a printed circuit board, interposer, or other board designed for multiple components. The bottom surface of the substrate can be attached to the motherboard using a set of substrate interconnects. The substrate interconnects can be solder balls, wire bonds, conductive epoxy, etc. In some examples the substrate interconnects are a ball grid array. - A second semiconductor die is attached to the
motherboard 608. The second semiconductor die can be attached to the motherboard using an array of micro-bumps. A second end of the interconnect bridge is attached to the motherboard, the second end of the interconnect bridge electrically coupled to the second semiconductor die 610. The interconnect bridge electrically couples the first and second semiconductor die and provides a signal path between them. In some examples, the side surface of the motherboard is located within a cavity in the motherboard. In some examples, the second end of the interconnect bridge can be attached to the motherboard using a set of side interconnects. The set of side interconnects can include multi-layer break out pads, micro-bumps, or a ball grid array. -
FIG. 7 shows steps in anexample process 700 of electrically coupling semiconductor dies using an interconnect bridge attached to a side surface of a substrate. InFIG. 7 a first semiconductor die is attached to a top surface of asubstrate 702. In some examples, the first semiconductor is attached to the top surface of the substrate using an array of micro-bumps. Micro-bumps can be comprised of materials including copper, gold, conductive epoxy, or other conductive material. - A first end of an interconnect bridge is attached to a side surface of the substrate, wherein the first end of the interconnect bridge is electrically coupled to the first semiconductor die 704. In some examples, the interconnect bridge is attached to the substrate using a set of side interconnects. The side interconnects can include multi-layer break out pads, micro-bumps, or a ball grid array.
- A second end of the interconnect bridge is attached to the side surface of the
substrate 706. In some examples, the second end of the interconnect bridge can be attached to the substrate using a set of side interconnects. The set of side interconnects can include multi-layer break out pads, micro-bumps, or a ball grid array. - A second semiconductor die is attached to a bottom surface the substrate, wherein the second semiconductor die is electrically coupled to the second end of the interconnect bridge via the
substrate 708. In some examples, the second semiconductor is attached to the substrate using an array of micro-bumps. The interconnect bridge electrically couples the first and second semiconductor die and provides a signal path between them. -
FIG. 8 shows steps in anexample process 800 of electrically coupling semiconductor dies using an interconnect bridge at least partially embedded in a side surface of a substrate. InFIG. 8 a first semiconductor die is attached to a top surface of asubstrate 802. In some examples, the first semiconductor is attached to the top surface of the substrate using an array of micro-bumps. Micro-bumps can be comprised of materials including copper, gold, conductive epoxy, or other conductive material. - An interconnect bridge is at least partially embedded in a side surface of the substrate, wherein a first end of the interconnect bridge is electrically coupled to the
first semiconductor 804. In some examples, the interconnect bridge is electrically coupled to the substrate using a set of side interconnects. The side interconnects can include multi-layer break out pads, micro-bumps, or a ball grid array. The first end of the interconnect bridge can be electrically coupled to the first semiconductor, via the substrate, through a first set of side interconnects. - A second semiconductor die is attached to a bottom surface of the substrate, wherein the second semiconductor is electrically coupled to a second end of the interconnect bridge via the
substrate 806. The interconnect bridge electrically couples the first and second semiconductor die and provides a signal path between them. -
FIG. 9 illustrates a system level diagram, according to one embodiment of the invention. For instance,FIG. 9 depicts an example of an electronic device (e.g., system) including the integrated circuit package utilizing an interconnect bridge attached to a side surface of a substrate described in the present disclosure.FIG. 9 is included to show an example of a higher level device application for the present invention. In one embodiment, system 900 includes, but is not limited to, a desktop computer, a laptop computer, a netbook, a tablet, a notebook computer, a personal digital assistant (PDA), a server, a workstation, a cellular telephone, a mobile computing device, a smart phone, an Internet appliance or any other type of computing device. In some embodiments, system 900 is a system on a chip (SOC) system. - In one embodiment,
processor 910 has one ormore processing cores processor 910 where N is a positive integer. In one embodiment, system 900 includes multiple processors including 910 and 905, whereprocessor 905 has logic similar or identical to the logic ofprocessor 910. In some embodiments, processingcore 912 includes, but is not limited to, pre-fetch logic to fetch instructions, decode logic to decode the instructions, execution logic to execute instructions and the like. In some embodiments,processor 910 has acache memory 916 to cache instructions and/or data for system 900.Cache memory 916 may be organized into a hierarchal structure including one or more levels of cache memory. - In some embodiments,
processor 910 includes amemory controller 914, which is operable to perform functions that enable theprocessor 910 to access and communicate withmemory 930 that includes avolatile memory 932 and/or anon-volatile memory 934. In some embodiments,processor 910 is coupled withmemory 930 andchipset 920.Processor 910 may also be coupled to awireless antenna 978 to communicate with any device configured to transmit and/or receive wireless signals. In one embodiment, thewireless antenna interface 978 operates in accordance with, but is not limited to, the IEEE 902.11 standard and its related family, Home Plug AV (HPAV), Ultra Wide Band (UWB), Bluetooth, WiMax, or any form of wireless communication protocol. - In some embodiments,
volatile memory 932 includes, but is not limited to, Synchronous Dynamic Random Access Memory (SDRAM), Dynamic Random Access Memory (DRAM). RAMBUS Dynamic Random Access Memory (RDRAM), and/or any other type of random access memory device.Non-volatile memory 934 includes, but is not limited to, flash memory, phase change memory (PCM), read-only memory (ROM), electrically erasable programmable read-only memory (EEPROM), or any other type of non-volatile memory device. -
Memory 930 stores information and instructions to be executed byprocessor 910. In one embodiment,memory 930 may also store temporary variables or other intermediate information whileprocessor 910 is executing instructions. In the illustrated embodiment,chipset 920 connects withprocessor 910 via Point-to-Point (PtP or P-P) interfaces 917 and 922.Chipset 920 enablesprocessor 910 to electrically couple to other elements in system 900. In some embodiments of the invention, interfaces 917 and 922 operate in accordance with a PtP communication protocol such as the Intel® QuickPath Interconnect (QPI) or the like. In other embodiments, a different interconnect may be used. - In some embodiments,
chipset 920 is operable to communicate withprocessor 910, 905N,display device 940, andother devices Chipset 920 may also be coupled to awireless antenna 978 to communicate with any device configured to transmit and/or receive wireless signals. -
Chipset 920 connects to displaydevice 940 viainterface 926.Display 940 may be, for example, a liquid crystal display (LCD), a plasma display, cathode ray tube (CRT) display, or any other form of visual display device. In some embodiments of the invention,processor 910 andchipset 920 are merged into a single SOC. In addition,chipset 920 connects to one ormore buses various elements Buses bus bridge 972. In one embodiment,chipset 920, viainterface 924, couples with anon-volatile memory 960, a mass storage device(s) 962, a keyboard/mouse 964, anetwork interface 966,smart TV 976,consumer electronics 977, etc. - In one embodiment,
mass storage device 962 includes, but is not limited to, a solid state drive, a hard disk drive, a universal serial bus flash memory drive, or any other form of computer data storage medium. In one embodiment,network interface 966 is implemented by any type of well known network interface standard including, but not limited to, an Ethernet interface, a universal serial bus (USB) interface, a Peripheral Component Interconnect (PCI) Express interface, a wireless interface and/or any other suitable type of interface. In one embodiment, the wireless interface operates in accordance with, but is not limited to, the IEEE 902.11 standard and its related family, Home Plug AV (HPAV), Ultra Wide Band (UWB), Bluetooth, WiMax, or any form of wireless communication protocol. - While the modules shown in
FIG. 9 are depicted as separate blocks within the system 900, the functions performed by some of these blocks may be integrated within a single semiconductor circuit or may be implemented using two or more separate integrated circuits. For example, althoughcache memory 916 is depicted as a separate block withinprocessor 910, cache memory 916 (or selected aspects of 916) can be incorporated intoprocessor core 912. - To better illustrate the method and apparatuses disclosed herein, a non-limiting list of embodiments is provided here:
- Example 1 is a semiconductor device, comprising: a substrate; a first semiconductor die attached to the substrate; an interconnect bridge attached to a side surface of the substrate and wherein the interconnect bridge is electrically coupled to the first semiconductor die; and a second semiconductor die electrically coupled to a second end of the interconnect bridge.
- In Example 2, the subject matter of Example 1 optionally includes wherein the substrate includes multi-layer break out pads; and wherein the interconnect bridge is attached to the side surface of the substrate and electrically coupled to the semiconductor die via the multi-layer break out pads.
- In Example 3, the subject matter of Example 2 optionally includes a motherboard attached to the substrate; and wherein the second semiconductor die is attached to the motherboard.
- In Example 4, the subject matter of Example 3 optionally includes wherein the motherboard includes a cavity; wherein the second end of the interconnect bridge extends into the cavity of the motherboard; wherein the interconnect bridge is attached to the motherboard within the cavity of the motherboard; and wherein the interconnect bridge is electrically coupled to the second semiconductor die via the motherboard.
- In Example 5, the subject matter of any one or more of Examples 2-4 optionally include wherein the second semiconductor die is attached to the substrate on a surface of the substrate opposite the first semiconductor die.
- In Example 6, the subject matter of Example 5 optionally includes wherein the second end of the interconnect bridge is attached to the side surface of the substrate and electrically coupled to the second semiconductor die via the multi-layer break out pads.
- In Example 7, the subject matter of any one or more of Examples 1-6 optionally include wherein the interconnect bridge is at least partially embedded in the side surface of the substrate.
- In Example 8, the subject matter of Example 7 optionally includes wherein the second semiconductor die is attached to the substrate on a surface of the substrate opposite the surface of the substrate the first semiconductor die is attached to; and wherein the second semiconductor die is electrically coupled to the interconnect bridge.
- In Example 9, the subject matter of any one or more of Examples 1-8 optionally include wherein the second semiconductor die is a memory die.
- In Example 10, the subject matter of any one or more of Examples 1-9 optionally include wherein the first semiconductor die is a central processing unit.
- In Example 11, the subject matter of any one or more of Examples 1-10 optionally include wherein the interconnect bridge is a silicon interconnect bridge.
- In Example 12, the subject matter of any one or more of Examples 1-1l optionally include wherein the interconnect bridge is attached to the substrate substantially orthogonal to the first semiconductor die.
- Example 13 is a semiconductor device, comprising: a substrate; a first semiconductor die attached to a top surface of the substrate; a silicon interconnect bridge attached to a side surface of the substrate, the side surface substantially orthogonal to the top surface, and wherein a first end of the silicon interconnect bridge is electrically coupled to the first semiconductor die via the substrate; and a second semiconductor die electrically coupled to a second end of the silicon interconnect bridge.
- In Example 14, the subject matter of Example 13 optionally includes wherein the substrate includes multi-layer break out pads; and wherein the silicon interconnect bridge is attached to the side surface of the substrate and electrically coupled to the semiconductor die via the multi-layer break out pads.
- In Example 15, the subject matter of Example 14 optionally includes a motherboard attached to a bottom surface of the substrate, the bottom surface opposite the top surface; and wherein the second semiconductor die is attached to the motherboard; wherein the motherboard includes a cavity; wherein the second end of the silicon interconnect bridge extends into the cavity of the motherboard; wherein the silicon interconnect bridge is attached to the motherboard within the cavity of the motherboard; and wherein the silicon interconnect bridge is electrically coupled to the second semiconductor die via the motherboard.
- In Example 16, the subject matter of any one or more of Examples 14-15 optionally include wherein the second semiconductor die is attached to a bottom surface of the substrate, the bottom surface opposite the top surface.
- In Example 17, the subject matter of Example 16 optionally includes wherein the second end of the silicon interconnect bridge is attached to the side surface of the substrate and electrically coupled to the second semiconductor die via the multi-layer break out pads.
- In Example 18, the subject matter of any one or more of Examples 13-17 optionally include wherein the silicon interconnect bridge is at least partially embedded in the substrate; wherein the second semiconductor die is attached to a bottom surface of the substrate, the bottom surface opposite the top surface; and wherein the second semiconductor die is electrically coupled to the silicon interconnect bridge via the substrate.
- In Example 19, the subject matter of Example 18 optionally includes wherein the substrate includes a first set of multi-layer break out pads and a second set of multi-layer break out pads; wherein the first end of the silicon interconnect bridge is electrically coupled to the first semiconductor die via the first set of multi-layer break out pads; and wherein the second end of the silicon interconnect bridge is electrically coupled to the second semiconductor die via the second set of multi-layer break out pads.
- In Example 20, the subject matter of any one or more of Examples 13-19 optionally include wherein the second semiconductor die is a memory die.
- Example 21 is a computing device, comprising: a mass storage device; a substrate; a first semiconductor die attached to a top surface of the substrate; a silicon interconnect bridge attached to a side surface of the substrate, the side surface substantially orthogonal to the top surface, and wherein a first end of the silicon interconnect bridge is electrically coupled to the first semiconductor die via the substrate; and a second semiconductor die electrically coupled to a second end of the silicon interconnect bridge.
- In Example 22, the subject matter of Example 21 optionally includes wherein the substrate includes multi-layer break out pads; and wherein the silicon interconnect bridge is attached to the side surface of the substrate and electrically coupled to the semiconductor die via the multi-layer break out pads.
- In Example 23, the subject matter of Example 22 optionally includes a motherboard attached to a bottom surface of the substrate, the bottom surface opposite the top surface; and wherein the second semiconductor die is attached to the motherboard; wherein the motherboard includes a cavity; wherein the second end of the silicon interconnect bridge extends into the cavity of the motherboard; wherein the silicon interconnect bridge is attached to the motherboard within the cavity of the motherboard; and wherein the silicon interconnect bridge is electrically coupled to the second semiconductor die via the motherboard.
- In Example 24, the subject matter of any one or more of Examples 22-23 optionally include wherein the second semiconductor die is attached to a bottom surface of the substrate, the bottom surface opposite the top surface.
- In Example 25, the subject matter of Example 24 optionally includes wherein the second end of the silicon interconnect bridge is attached to the side surface of the substrate and electrically coupled to the second semiconductor die via the multi-layer break out pads.
- In Example 26, the subject matter of any one or more of Examples 21-25 optionally include wherein the silicon interconnect bridge is at least partially embedded in the substrate; wherein the second semiconductor die is attached to a bottom surface of the substrate, the bottom surface opposite the top surface; and wherein the second semiconductor die is electrically coupled to the silicon interconnect bridge via the substrate.
- In Example 27, the subject matter of Example 26 optionally includes wherein the substrate includes a first set of multi-layer break out pads and a second set of multi-layer break out pads; wherein the first end of the silicon interconnect bridge is electrically coupled to the first semiconductor die via the first set of multi-layer break out pads; and wherein the second end of the silicon interconnect bridge is electrically coupled to the second semiconductor die via the second set of multi-layer break out pads.
- In Example 28, the subject matter of any one or more of Examples 21-27 optionally include wherein the computing device is a cellular telephone.
- Example 29 is a method comprising: attaching a first semiconductor die to a top surface of a substrate; attaching a first end of an interconnect bridge to a side surface of the substrate, wherein the first end of the interconnect bridge is electrically coupled to the first semiconductor; and coupling, electrically, a second semiconductor die to a second end of the interconnect bridge.
- In Example 30, the subject matter of Example 29 optionally includes wherein attaching the first end of the interconnect bridge to the side surface of the substrate includes using a set of multi-layer break out pads of the substrate.
- In Example 31, the subject matter of Example 30 optionally includes attaching a bottom surface of the substrate to a motherboard, wherein the motherboard includes a cavity; wherein the second end of the interconnect bridge extends into the cavity; and wherein coupling the second semiconductor die to the second end of the interconnect bridge includes attaching the second end of the interconnect bridge to the motherboard with the cavity.
- In Example 32, the subject matter of any one or more of Examples 29-31 optionally include wherein the substrate includes multi-layer break out pads; wherein the second semiconductor die is attached to the bottom surface of the substrate; wherein the first end of the interconnect bridge is electrically coupled to the first semiconductor die via the multi-layer break out pads; and wherein the second end of the interconnect bridge is electrically coupled to the second semiconductor die via the multi-layer break out pads.
- In Example 33, the subject matter of any one or more of Examples 29-32 optionally include where attaching the interconnect bridge to a second side of the substrate includes at least partially embedding the interconnect bridge in the substrate.
- These and other examples and features of the present interconnect bridge attached to a side surface, interconnect bridge side surface systems, and related methods will be set forth in part in the following detailed description. This overview is intended to provide non-limiting examples of the present subject matter—it is not intended to provide an exclusive or exhaustive explanation. The detailed description below is included to provide further information about the present interconnects, interconnect systems, and methods.
- The above detailed description includes references to the accompanying drawings, which form a part of the detailed description. The drawings show, by way of illustration, specific embodiments in which the invention can be practiced. These embodiments are also referred to herein as “examples.” Such examples can include elements in addition to those shown or described. However, the present inventors also contemplate examples in which only those elements shown or described are provided. Moreover, the present inventors also contemplate examples using any combination or permutation of those elements shown or described (or one or more aspects thereof), either with respect to a particular example (or one or more aspects thereof), or with respect to other examples (or one or more aspects thereof) shown or described herein.
- In this document, the terms “a” or “an” are used, as is common in patent documents, to include one or more than one, independent of any other instances or usages of “at least one” or “one or more.” In this document, the term “or” is used to refer to a nonexclusive or, such that “A or B” includes “A but not B,” “B but not A,” and “A and B,” unless otherwise indicated. In this document, the terms “including” and “in which” are used as the plain-English equivalents of the respective terms “comprising” and “wherein.” Also, in the following claims, the terms “including” and “comprising” are open-ended, that is, a system, device, article, composition, formulation, or process that includes elements in addition to those listed after such a term in a claim are still deemed to fall within the scope of that claim. Moreover, in the following claims, the terms “first,” “second,” and “third,” etc. are used merely as labels, and are not intended to impose numerical requirements on their objects.
- The above description is intended to be illustrative, and not restrictive. For example, the above-described examples (or one or more aspects thereof) may be used in combination with each other. Other embodiments can be used, such as by one of ordinary skill in the art upon reviewing the above description. The Abstract is provided to comply with 37 C.F.R. § 1.72(b), to allow the reader to quickly ascertain the nature of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims. Also, in the above Detailed Description, various features may be grouped together to streamline the disclosure. This should not be interpreted as intending that an unclaimed disclosed feature is essential to any claim. Rather, inventive subject matter may lie in less than all features of a particular disclosed embodiment. Thus, the following claims are hereby incorporated into the Detailed Description, with each claim standing on its own as a separate embodiment, and it is contemplated that such embodiments can be combined with each other in various combinations or permutations. The scope of the invention should be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.
Claims (18)
1. A semiconductor device, comprising:
a substrate having a top and bottom major planar surface;
a first semiconductor die attached to the top major planar surface of the substrate;
an interconnect bridge attached to a side surface of the substrate perpendicular to the top major planar surface, and wherein the interconnect bridge is electrically coupled to the first semiconductor die; and
a second semiconductor die electrically coupled to a second end of the interconnect bridge.
2. The semiconductor device of claim 1 , wherein the second semiconductor die is attached on a side of the substrate opposite the first semiconductor die.
3. The semiconductor device of claim 1 , further including a motherboard coupled to the substrate, and wherein the second semiconductor die is attached to the motherboard.
4. The semiconductor device of claim 1 , wherein the interconnect bridge is electrically coupled to the first semiconductor die through pads on the side surface of the substrate perpendicular to the top major planar surface.
5. The semiconductor device of claim 4 , wherein the interconnect bridge is electrically coupled to the first semiconductor die through one or more micro-bumps coupled between the interconnect bridge and the pads.
6. The semiconductor device of claim 1 , wherein the interconnect bridge is electrically coupled to the first semiconductor die through pads on exposed surfaces of more than two layers of the side surface of the substrate perpendicular to the top major planar surface.
7. The semiconductor device of claim 1 , wherein the interconnect bridge is electrically coupled to the first semiconductor die through one or more vias passing vertically through one or more layers of the substrate.
8. The semiconductor device of claim 1 , wherein the interconnect bridge is electrically coupled to the first semiconductor die through one or more pathways including both vertical vias and horizontal traces.
9. A semiconductor device, comprising:
a substrate;
a first semiconductor die attached to the substrate;
an interconnect bridge embedded in a side surface of the substrate and wherein the interconnect bridge is electrically coupled to the first semiconductor die; and
a second semiconductor die electrically attached on a side of the substrate opposite the first semiconductor die, the second semiconductor die coupled to a second end of the interconnect bridge.
10. The semiconductor device of claim 9 , further including a motherboard attached to the substrate, wherein the second semiconductor die is attached between the substrate and the motherboard.
11. The semiconductor device of claim 10 , further including solder balls that couple the substrate to the motherboard, wherein the solder balls have a taller dimension than a thickness of the second semiconductor die.
12. The semiconductor device of claim 10 , wherein the solder balls are part of a ball-grid array.
13. The semiconductor device of claim 9 , wherein the interconnect bridge includes a repeater circuit.
14. The semiconductor device of claim 9 , wherein the interconnect bridge is a silicon interconnect bridge.
15. The semiconductor device of claim 9 , wherein the substrate is a multi-layer substrate, and wherein a side surface of both a top and bottom layer of the substrate are coplanar with an exposed surface of the interconnect bridge.
16. The semiconductor device of claim 9 , wherein the interconnect bridge is electrically coupled to the first semiconductor die through connections on more than two layers of the side surface of the substrate perpendicular to the top major planar surface.
17. The semiconductor device of claim 9 , wherein the interconnect bridge is electrically coupled to the first semiconductor die through one or more vias passing vertically through one or more layers of the substrate.
18. The semiconductor device of claim 9 , wherein the interconnect bridge is electrically coupled to the first semiconductor die through one or more pathways including both vertical vias and horizontal traces.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/340,781 US20210296242A1 (en) | 2017-03-29 | 2021-06-07 | Side mounted interconnect bridges |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/US2017/024803 WO2018182598A1 (en) | 2017-03-29 | 2017-03-29 | Side mounted interconnect bridges |
US201916474005A | 2019-06-26 | 2019-06-26 | |
US17/340,781 US20210296242A1 (en) | 2017-03-29 | 2021-06-07 | Side mounted interconnect bridges |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/474,005 Division US11031341B2 (en) | 2017-03-29 | 2017-03-29 | Side mounted interconnect bridges |
PCT/US2017/024803 Division WO2018182598A1 (en) | 2017-03-29 | 2017-03-29 | Side mounted interconnect bridges |
Publications (1)
Publication Number | Publication Date |
---|---|
US20210296242A1 true US20210296242A1 (en) | 2021-09-23 |
Family
ID=63676692
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/474,005 Active US11031341B2 (en) | 2017-03-29 | 2017-03-29 | Side mounted interconnect bridges |
US17/340,781 Pending US20210296242A1 (en) | 2017-03-29 | 2021-06-07 | Side mounted interconnect bridges |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/474,005 Active US11031341B2 (en) | 2017-03-29 | 2017-03-29 | Side mounted interconnect bridges |
Country Status (2)
Country | Link |
---|---|
US (2) | US11031341B2 (en) |
WO (1) | WO2018182598A1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11031341B2 (en) | 2017-03-29 | 2021-06-08 | Intel Corporation | Side mounted interconnect bridges |
US11765838B2 (en) | 2021-08-20 | 2023-09-19 | Apple Inc. | Right angle sidewall and button interconnects for molded SiPs |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5281852A (en) * | 1991-12-10 | 1994-01-25 | Normington Peter J C | Semiconductor device including stacked die |
US5571754A (en) * | 1995-07-26 | 1996-11-05 | International Business Machines Corporation | Method of fabrication of endcap chip with conductive, monolithic L-connect for multichip stack |
US5637536A (en) * | 1993-08-13 | 1997-06-10 | Thomson-Csf | Method for interconnecting semiconductor chips in three dimensions, and component resulting therefrom |
US5657537A (en) * | 1995-05-30 | 1997-08-19 | General Electric Company | Method for fabricating a stack of two dimensional circuit modules |
US20020036340A1 (en) * | 2000-09-27 | 2002-03-28 | Kabushiki Kaisha Toshiba | Stacked circuit device and method for evaluating an integrated circuit substrate using the stacked circuit device |
US20090230528A1 (en) * | 2008-03-12 | 2009-09-17 | Vertical Circuits, Inc. | Support Mounted Electrically Interconnected Die Assembly |
US20090325345A1 (en) * | 2008-06-30 | 2009-12-31 | Headway Technologies, Inc. | Method of manufacturing layered chip package |
US20100320584A1 (en) * | 2009-06-18 | 2010-12-23 | Shinko Electric Industries Co., Ltd. | Semiconductor chip laminated body |
US20110037148A1 (en) * | 2009-08-17 | 2011-02-17 | Mosaid Technologies Incorporated | Package-level integrated circuit connection without top metal pads or bonding wire |
US20110095414A1 (en) * | 2009-10-22 | 2011-04-28 | Headway Technologies, Inc. | Semiconductor substrate, laminated chip package, semiconductor plate and method of manufacturing the same |
US20130093097A1 (en) * | 2011-10-12 | 2013-04-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package-On-Package (PoP) Structure and Method |
US20130341803A1 (en) * | 2012-06-25 | 2013-12-26 | Bok Eng Cheah | Method to enable controlled side chip interconnection for 3d integrated packaging system |
US20150041971A1 (en) * | 2013-08-09 | 2015-02-12 | SK Hynix Inc. | Stacked semiconductor apparatus |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6586835B1 (en) * | 1998-08-31 | 2003-07-01 | Micron Technology, Inc. | Compact system module with built-in thermoelectric cooling |
US6686654B2 (en) * | 2001-08-31 | 2004-02-03 | Micron Technology, Inc. | Multiple chip stack structure and cooling system |
KR100664796B1 (en) * | 2002-12-30 | 2007-01-04 | 동부일렉트로닉스 주식회사 | Side braze package |
US6897556B2 (en) * | 2003-09-08 | 2005-05-24 | Intel Corporation | I/O architecture for integrated circuit package |
KR100833589B1 (en) * | 2006-03-29 | 2008-05-30 | 주식회사 하이닉스반도체 | Stack package |
US8062929B2 (en) * | 2007-05-04 | 2011-11-22 | Stats Chippac, Ltd. | Semiconductor device and method of stacking same size semiconductor die electrically connected through conductive via formed around periphery of the die |
US8227904B2 (en) * | 2009-06-24 | 2012-07-24 | Intel Corporation | Multi-chip package and method of providing die-to-die interconnects in same |
WO2011111300A1 (en) * | 2010-03-09 | 2011-09-15 | パナソニック株式会社 | Semiconductor package having electrode on side surface, and semiconductor device |
US9082869B2 (en) * | 2010-09-14 | 2015-07-14 | Terapede Systems, Inc. | Apparatus and methods for high-density chip connectivity |
US9530753B2 (en) * | 2011-09-23 | 2016-12-27 | STATS ChipPAC Pte. Ltd. | Integrated circuit packaging system with chip stacking and method of manufacture thereof |
US8866308B2 (en) * | 2012-12-20 | 2014-10-21 | Intel Corporation | High density interconnect device and method |
US9041205B2 (en) * | 2013-06-28 | 2015-05-26 | Intel Corporation | Reliable microstrip routing for electronics components |
US9418966B1 (en) * | 2015-03-23 | 2016-08-16 | Xilinx, Inc. | Semiconductor assembly having bridge module for die-to-die interconnection |
WO2016157387A1 (en) * | 2015-03-30 | 2016-10-06 | 株式会社PEZY Computing | Semiconductor device |
US9443824B1 (en) | 2015-03-30 | 2016-09-13 | Qualcomm Incorporated | Cavity bridge connection for die split architecture |
US11676900B2 (en) * | 2015-12-22 | 2023-06-13 | Intel Corporation | Electronic assembly that includes a bridge |
US10199353B2 (en) * | 2016-09-12 | 2019-02-05 | Intel Corporation | Microelectronic interposer for a microelectronic package |
US11031341B2 (en) * | 2017-03-29 | 2021-06-08 | Intel Corporation | Side mounted interconnect bridges |
-
2017
- 2017-03-29 US US16/474,005 patent/US11031341B2/en active Active
- 2017-03-29 WO PCT/US2017/024803 patent/WO2018182598A1/en active Application Filing
-
2021
- 2021-06-07 US US17/340,781 patent/US20210296242A1/en active Pending
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5281852A (en) * | 1991-12-10 | 1994-01-25 | Normington Peter J C | Semiconductor device including stacked die |
US5637536A (en) * | 1993-08-13 | 1997-06-10 | Thomson-Csf | Method for interconnecting semiconductor chips in three dimensions, and component resulting therefrom |
US5657537A (en) * | 1995-05-30 | 1997-08-19 | General Electric Company | Method for fabricating a stack of two dimensional circuit modules |
US5571754A (en) * | 1995-07-26 | 1996-11-05 | International Business Machines Corporation | Method of fabrication of endcap chip with conductive, monolithic L-connect for multichip stack |
US20020036340A1 (en) * | 2000-09-27 | 2002-03-28 | Kabushiki Kaisha Toshiba | Stacked circuit device and method for evaluating an integrated circuit substrate using the stacked circuit device |
US20090230528A1 (en) * | 2008-03-12 | 2009-09-17 | Vertical Circuits, Inc. | Support Mounted Electrically Interconnected Die Assembly |
US20090325345A1 (en) * | 2008-06-30 | 2009-12-31 | Headway Technologies, Inc. | Method of manufacturing layered chip package |
US20100320584A1 (en) * | 2009-06-18 | 2010-12-23 | Shinko Electric Industries Co., Ltd. | Semiconductor chip laminated body |
US20110037148A1 (en) * | 2009-08-17 | 2011-02-17 | Mosaid Technologies Incorporated | Package-level integrated circuit connection without top metal pads or bonding wire |
US20110095414A1 (en) * | 2009-10-22 | 2011-04-28 | Headway Technologies, Inc. | Semiconductor substrate, laminated chip package, semiconductor plate and method of manufacturing the same |
US20130093097A1 (en) * | 2011-10-12 | 2013-04-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package-On-Package (PoP) Structure and Method |
US20130341803A1 (en) * | 2012-06-25 | 2013-12-26 | Bok Eng Cheah | Method to enable controlled side chip interconnection for 3d integrated packaging system |
US20150041971A1 (en) * | 2013-08-09 | 2015-02-12 | SK Hynix Inc. | Stacked semiconductor apparatus |
Also Published As
Publication number | Publication date |
---|---|
WO2018182598A1 (en) | 2018-10-04 |
US11031341B2 (en) | 2021-06-08 |
US20190341349A1 (en) | 2019-11-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11270941B2 (en) | Bare-die smart bridge connected with copper pillars for system-in-package apparatus | |
US11348911B2 (en) | Multi-chip packaging | |
US11908793B2 (en) | Stripped redistrubution-layer fabrication for package-top embedded multi-die interconnect bridge | |
US10903142B2 (en) | Micro through-silicon via for transistor density scaling | |
US20200168528A1 (en) | Stacked-device through-silicon vias for semiconductor packages | |
US11289427B2 (en) | Multi-faceted integrated-circuit dice and packages | |
US20180277512A1 (en) | Embedded-bridge substrate connectors and methods of assembling same | |
US20210296242A1 (en) | Side mounted interconnect bridges | |
US11282780B2 (en) | Integrated bridge for die-to-die interconnects | |
US11355458B2 (en) | Interconnect core | |
US11540395B2 (en) | Stacked-component placement in multiple-damascene printed wiring boards for semiconductor package substrates | |
US11430764B2 (en) | Overhang bridge interconnect | |
US11476198B2 (en) | Multi-level components for integrated-circuit packages | |
US20220238440A1 (en) | Bare-die smart bridge connected with copper pillars for system-in-package apparatus | |
US11664317B2 (en) | Reverse-bridge multi-die interconnect for integrated-circuit packages | |
US10903155B2 (en) | Vertical modular stiffeners for stacked multi-device packages | |
US11798894B2 (en) | Devices and methods for signal integrity protection technique | |
US20230307313A1 (en) | Substrate for improved heat dissipation and method | |
US20230085646A1 (en) | Embedded glass core patch | |
US20240006291A1 (en) | Pocketed copper in first layer interconnect and method | |
US20220115323A1 (en) | Bare-die smart bridge connected with copper pillars for system-in-package apparatus | |
US20190198448A1 (en) | Anisotropically conductive elastic adhesive films in semiconductor device packages and methods of assembling same | |
US10497669B2 (en) | Hybrid die stacking |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |