US20210256925A1 - Control circuit and display panel applied by control circuit - Google Patents

Control circuit and display panel applied by control circuit Download PDF

Info

Publication number
US20210256925A1
US20210256925A1 US16/627,298 US201916627298A US2021256925A1 US 20210256925 A1 US20210256925 A1 US 20210256925A1 US 201916627298 A US201916627298 A US 201916627298A US 2021256925 A1 US2021256925 A1 US 2021256925A1
Authority
US
United States
Prior art keywords
switch
terminal
receive
node
electrically coupled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US16/627,298
Other versions
US11074884B1 (en
Inventor
Tianhong WANG
Suping XI
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tcl China Star Optolectronics Technology Co Ltd
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
Tcl China Star Optolectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tcl China Star Optolectronics Technology Co Ltd filed Critical Tcl China Star Optolectronics Technology Co Ltd
Assigned to TCL CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD. reassignment TCL CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: WANG, Tianhong, XI, Suping
Application granted granted Critical
Publication of US11074884B1 publication Critical patent/US11074884B1/en
Publication of US20210256925A1 publication Critical patent/US20210256925A1/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0286—Details of a shift registers arranged for use in a driving circuit
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/08—Details of timing specific for flat panels, other than clock recovery

Definitions

  • the present application relates to the field of display, and especially to a control circuit and a display panel applied by the control circuit.
  • a liquid crystal display is a flat panel display device that uses properties of liquid crystal materials to display pictures. In comparison with other display devices, it has advantages such as light and thin, lower driving voltage, and lower power consumption.
  • flat panel liquid crystal display driving circuits are mainly manufactured by connecting an integrated circuit (IC) from outside of the panel; however, this approach cannot decrease cost of products, and also cannot make panels thinner.
  • a liquid crystal display apparatus generally has a gate driving circuit, a source driving circuit, and a pixel array.
  • the pixel array has numerous pixel circuits, each of the pixel circuits turns on and off according to scan signals provided by the gate driving circuit, and displays data pictures according to data signals provided by the source driving circuit.
  • a gate driving circuit generally has several stages of shift registers. By an approach of transmitting from one stage of shift register to a next stage shift register, scan signals are output into a pixel array to sequentially turn on pixel circuits such that the pixel circuits receive data signals.
  • gate driving circuits are directly manufactured on array substrates to replace a driving chip manufactured by connecting an exterior IC.
  • This kind of technology is called gate on array (GOA) and can be applied directly around a panel such that manufacturing processes are reduced, cost of products is decreased, and panels are made thinner.
  • the present application proposes adding a thin film transistor device that can effectively compensate voltage level of a node in a pull-down maintain unit such that a pull-down maintain module can more effectively perform pull-down maintain effect, especially under high temperature conditions, an abnormal output caused by insufficient voltage of nodes can be effectively avoided.
  • the present application is to provide a control circuit that includes a plurality of stages of shift registers, wherein each of the shift registers includes a first switch, wherein a control terminal of the first switch is configured to receive a first control signal, a first terminal of the first switch is configured to receive the first control signal, and a second terminal of the first switch is electrically coupled to a first node; a second switch, wherein a control terminal of the second switch is electrically coupled to the first node, a first terminal of the second switch is configured to receive a first clock signal, and a second terminal of the second switch is configured to receive a second control signal; and a third switch, wherein a control terminal of the third switch is electrically coupled to a second node, a first terminal of the third switch is configured to receive the second control signal, and a second terminal of the third switch is electrically connected to a first preset low voltage level.
  • control circuit further includes a fourth switch, wherein a control terminal of the fourth switch is configured to receive a third control signal, a first terminal of the fourth switch is electrically coupled to the first node, and a second terminal of the fourth switch is electrically connected to a second preset low voltage level.
  • control circuit further includes a fifth switch, wherein a control terminal of the fifth switch is electrically coupled to the second node, a first terminal of the fifth switch is electrically coupled to the first node, and a second terminal of the fifth switch is electrically connected to the second preset low voltage level.
  • control circuit further includes a sixth switch, wherein a control terminal of the sixth switch is configured to receive the first clock signal, a first terminal of the sixth switch is configured to receive the first clock signal, and a second terminal of the sixth switch is electrically coupled to a third node.
  • control circuit further includes a seventh switch, wherein a control terminal of the seventh switch is configured to receive an input signal, a first terminal of the seventh switch is electrically coupled to the third node, and a second terminal of the seventh switch is electrically connected to the second preset low voltage level.
  • control circuit further includes an eighth switch, wherein a control terminal of the eighth switch is electrically coupled to the third node, a first terminal of the eighth switch is configured to receive the first clock signal, and a second terminal of the eighth switch is electrically coupled to the second node.
  • control circuit further includes a ninth switch, wherein a control terminal of the ninth switch is configured to receive the input signal, a first terminal of the ninth switch is electrically coupled to the second node, and a second terminal of the ninth switch is electrically connected to the second preset low voltage level.
  • control circuit further includes a tenth switch, wherein a control terminal of the tenth switch is configured to receive a second clock signal, a first terminal of the tenth switch is configured to receive the second clock signal, and a second terminal of the tenth switch is electrically coupled to the third node.
  • control circuit further includes a storing capacitor, wherein one terminal of the storing capacitor is electrically coupled to the first node, and another terminal of the storing capacitor is configured to receive the second control signal.
  • a purpose of the present application and means to resolve the technical problem are further realized by adopting the following technical approach.
  • the present application is also to provide a display panel that includes a first substrate; and a second substrate disposed facing the first substrate; wherein the display panel further includes a control circuit including a plurality of stages of shift registers, and each of the shift registers includes a first switch, wherein a control terminal of the first switch is configured to receive a first control signal, a first terminal of the first switch is configured to receive the first control signal, and a second terminal of the first switch is electrically coupled to a first node; a second switch, wherein a control terminal of the second switch is electrically coupled to the first node, a first terminal of the second switch is configured to receive a first clock signal, and a second terminal of the second switch is configured to receive a second control signal; a third switch, wherein a control terminal of the third switch is electrically coupled to a second node, a first terminal of the third switch is configured to receive the second control signal, and a second terminal of the third switch is electrically connected to a first preset low voltage level; a fourth
  • the present application proposes adding a thin film transistor device that can effectively compensate voltage level of a node in a pull-down maintain unit such that a pull-down maintain module can more effectively perform pull-down maintain effect, especially under high temperature conditions, an abnormal output caused by insufficient voltage of nodes can be effectively avoided.
  • FIG. 1 is a schematic diagram of a control circuit according to an embodiment of the present application.
  • FIG. 2 is a schematic diagram of waveforms output by a control circuit according to an embodiment of the present application.
  • FIG. 3 is a schematic diagram of waveforms output by a conventional control circuit when temperature is 160 degrees.
  • FIG. 4 is a schematic diagram of waveforms output by a control circuit according to an embodiment of the present application when temperature is 160 degrees.
  • FIG. 1 is a schematic diagram of a control circuit according to an embodiment of the present application.
  • a control circuit 100 includes a plurality of stages of shift registers, wherein each of the shift registers includes a first switch T 1 , wherein a control terminal T 1 a of the first switch T 1 is configured to receive a first control signal Gn ⁇ 2, a first terminal T 1 b of the first switch T 1 is configured to receive the first control signal Gn ⁇ 2, and a second terminal T 1 c of the first switch T 1 is electrically coupled to a first node P 1 ( n ); a second switch T 2 , wherein a control terminal T 2 a of the second switch T 2 is electrically coupled to the first node P 1 ( n ), a first terminal T 2 b of the second switch T 2 is configured to receive a first clock signal CKn, and a second terminal T 2 c of the second switch T 2 is configured to receive a second control signal Gn; and
  • the control circuit 100 further includes a fourth switch T 4 , wherein a control terminal T 4 a of the fourth switch T 4 is configured to receive a third control signal Gn+2, a first terminal T 4 b of the fourth switch T 4 is electrically coupled to the first node P 1 ( n ), and a second terminal T 4 c of the fourth switch T 4 is electrically connected to a second preset low voltage level VGL.
  • a control terminal T 4 a of the fourth switch T 4 is configured to receive a third control signal Gn+2
  • a first terminal T 4 b of the fourth switch T 4 is electrically coupled to the first node P 1 ( n )
  • a second terminal T 4 c of the fourth switch T 4 is electrically connected to a second preset low voltage level VGL.
  • the control circuit 100 further includes a fifth switch T 5 , wherein a control terminal T 5 a of the fifth switch T 5 is electrically coupled to the second node P 2 ( n ), a first terminal T 5 b of the fifth switch T 5 is electrically coupled to the first node P 1 ( n ), and a second terminal T 5 c of the fifth switch T 5 is electrically connected to the second preset low voltage level VGL.
  • control circuit 100 further includes a sixth switch T 6 , wherein a control terminal T 6 a of the sixth switch T 6 is configured to receive the first clock signal CKn, a first terminal T 6 b of the sixth switch T 6 is configured to receive the first clock signal CKn, and a second terminal T 6 c of the sixth switch T 6 is electrically coupled to a third node P 3 ( n ).
  • the control circuit 100 further includes a seventh switch T 7 , wherein a control terminal T 7 a of the seventh switch T 7 is configured to receive an input signal Qn, a first terminal T 7 b of the seventh switch T 7 is electrically coupled to the third node P 3 ( n ), and a second terminal T 7 c of the seventh switch T 7 is electrically connected to the second preset low voltage level VGL.
  • the control circuit 100 further includes an eighth switch T 8 , wherein a control terminal T 8 a of the eighth switch T 8 is electrically coupled to the third node P 3 ( n ), a first terminal T 8 b of the eighth switch T 8 is configured to receive the first clock signal CKn, and a second terminal T 8 c of the eighth switch T 8 is electrically coupled to the second node P 2 ( n ).
  • the control circuit 100 further includes a ninth switch T 9 , wherein a control terminal T 9 a of the ninth switch T 9 is configured to receive the input signal Qn, a first terminal T 9 b of the ninth switch T 9 is electrically coupled to the second node P 2 ( n ), and a second terminal T 9 c of the ninth switch T 9 is electrically connected to the second preset low voltage level VGL.
  • the control circuit 100 further includes a tenth switch T 10 , wherein a control terminal T 10 a of the tenth switch T 10 is configured to receive a second clock signal XCKn, a first terminal T 10 b of the tenth switch T 10 is configured to receive the second clock signal XCKn, and a second terminal T 10 c of the tenth switch T 10 is electrically coupled to the third node P 3 ( n ).
  • control circuit 100 further includes a storing capacitor 110 , wherein one terminal of the storing capacitor 110 is electrically coupled to the first node P 1 ( n ), and another terminal of the storing capacitor 110 is configured to receive the second control signal Gn.
  • a display panel 10 includes a first substrate (not shown); and a second substrate (not shown) disposed facing the first substrate.
  • the display panel 10 further includes a control circuit 100 that includes a plurality of stages of shift registers, wherein each of the shift registers includes a first switch T 1 , wherein a control terminal T 1 a of the first switch T 1 is configured to receive a first control signal Gn ⁇ 2, a first terminal T 1 b of the first switch T 1 is configured to receive the first control signal Gn ⁇ 2, and a second terminal T 1 c of the first switch T 1 is electrically coupled to a first node P 1 ( n ); a second switch T 2 , wherein a control terminal T 2 a of the second switch T 2 is electrically coupled to the first node P 1 ( n ), a first terminal T 2 b of the second switch T 2 is configured to receive a first clock signal CKn, and a second terminal T 2 c of the second switch T
  • a thin film transistor T 10 controlled by XCKn is added in a pull-down unit module (T 3 , T 4 , T 5 , T 6 , T 7 , T 8 , T 9 ).
  • CKn is at a low voltage level
  • T 6 is turned off, and at this time P 3 ( n ) and P 2 ( n ) nodes are floating.
  • FIG. 2 is a schematic diagram of waveforms output by a control circuit 100 according to an embodiment of the present application.
  • waveforms of nodes P 3 ( n ) and P 2 ( n ) in a new GOA circuit module are shown in FIG. 1 and FIG. 2 .
  • CKn is at a high voltage level
  • highest value of node P 3 ( n )'s high voltage level is about 39 volts
  • node P 2 ( n )'s high voltage level is about 28 volts.
  • these voltage levels can more effectively turn on thin film transistors T 8 , T 3 , and T 5 such that Qn and Gn can more effectively maintain at voltage levels of VGL and VSS.
  • FIG. 3 is a schematic diagram of waveforms output by a conventional control circuit when temperature is 160 degrees.
  • a high temperature condition 160 Celsius degrees
  • voltage values of nodes P 3 ( n ) and P 2 ( n ) are both lower than 0 volt such that Qn and Gn cannot be effectively pulled down to voltage levels of VGL and VSS, which leads to a multi-pulse condition at gate's waveform output by the GOA such that abnormal pictures occur.
  • FIG. 4 is a schematic diagram of waveforms output by a control circuit according to an embodiment of the present application when temperature is 160 degrees.
  • a high voltage value of nodes P 3 ( n ) and P 2 ( n ) is about 28 volts, which can still effectively perform a pull-down maintain effect.
  • the present application proposes adding a thin film transistor device that can effectively compensate voltage level of a node in a pull-down maintain unit such that a pull-down maintain module can more effectively perform a pull-down maintain effect, especially under high temperature conditions, an abnormal output caused by insufficient voltage of nodes can be effectively avoided.
  • Subject of the present application can be made and used in industries and has industrial utility.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

A control circuit and a display panel applied by the control circuit are provided. The control circuit includes a plurality of stages of shift registers, wherein each of the shift registers includes a first switch, wherein a control terminal of the first switch is configured to receive a first control signal, a first terminal of the first switch is configured to receive the first control signal, and a second terminal of the first switch is electrically coupled to a first node; a second switch, wherein a control terminal of the second switch is electrically coupled to the first node, a first terminal of the second switch is configured to receive a first clock signal, and a second terminal of the second switch is configured to receive a second control signal.

Description

    FIELD OF INVENTION
  • The present application relates to the field of display, and especially to a control circuit and a display panel applied by the control circuit.
    • BACKGROUND OF INVENTION
  • A liquid crystal display (LCD) is a flat panel display device that uses properties of liquid crystal materials to display pictures. In comparison with other display devices, it has advantages such as light and thin, lower driving voltage, and lower power consumption. Presently, flat panel liquid crystal display driving circuits are mainly manufactured by connecting an integrated circuit (IC) from outside of the panel; however, this approach cannot decrease cost of products, and also cannot make panels thinner.
  • A liquid crystal display apparatus generally has a gate driving circuit, a source driving circuit, and a pixel array. The pixel array has numerous pixel circuits, each of the pixel circuits turns on and off according to scan signals provided by the gate driving circuit, and displays data pictures according to data signals provided by the source driving circuit. Using a gate driving circuit as an example, a gate driving circuit generally has several stages of shift registers. By an approach of transmitting from one stage of shift register to a next stage shift register, scan signals are output into a pixel array to sequentially turn on pixel circuits such that the pixel circuits receive data signals.
  • Therefore, during a process of manufacturing driving circuits, gate driving circuits are directly manufactured on array substrates to replace a driving chip manufactured by connecting an exterior IC. This kind of technology is called gate on array (GOA) and can be applied directly around a panel such that manufacturing processes are reduced, cost of products is decreased, and panels are made thinner.
    • SUMMARY OF INVENTION
  • In the conventional GOA circuit module, the present application proposes adding a thin film transistor device that can effectively compensate voltage level of a node in a pull-down maintain unit such that a pull-down maintain module can more effectively perform pull-down maintain effect, especially under high temperature conditions, an abnormal output caused by insufficient voltage of nodes can be effectively avoided.
  • In order to resolve the above-mentioned technical problem, the present application is to provide a control circuit that includes a plurality of stages of shift registers, wherein each of the shift registers includes a first switch, wherein a control terminal of the first switch is configured to receive a first control signal, a first terminal of the first switch is configured to receive the first control signal, and a second terminal of the first switch is electrically coupled to a first node; a second switch, wherein a control terminal of the second switch is electrically coupled to the first node, a first terminal of the second switch is configured to receive a first clock signal, and a second terminal of the second switch is configured to receive a second control signal; and a third switch, wherein a control terminal of the third switch is electrically coupled to a second node, a first terminal of the third switch is configured to receive the second control signal, and a second terminal of the third switch is electrically connected to a first preset low voltage level.
  • A purpose of the present application and means to resolve the technical problem are realized by adopting the following technical approach.
  • In an embodiment of the present application, the control circuit further includes a fourth switch, wherein a control terminal of the fourth switch is configured to receive a third control signal, a first terminal of the fourth switch is electrically coupled to the first node, and a second terminal of the fourth switch is electrically connected to a second preset low voltage level.
  • In an embodiment of the present application, the control circuit further includes a fifth switch, wherein a control terminal of the fifth switch is electrically coupled to the second node, a first terminal of the fifth switch is electrically coupled to the first node, and a second terminal of the fifth switch is electrically connected to the second preset low voltage level.
  • In an embodiment of the present application, the control circuit further includes a sixth switch, wherein a control terminal of the sixth switch is configured to receive the first clock signal, a first terminal of the sixth switch is configured to receive the first clock signal, and a second terminal of the sixth switch is electrically coupled to a third node.
  • In an embodiment of the present application, the control circuit further includes a seventh switch, wherein a control terminal of the seventh switch is configured to receive an input signal, a first terminal of the seventh switch is electrically coupled to the third node, and a second terminal of the seventh switch is electrically connected to the second preset low voltage level.
  • In an embodiment of the present application, the control circuit further includes an eighth switch, wherein a control terminal of the eighth switch is electrically coupled to the third node, a first terminal of the eighth switch is configured to receive the first clock signal, and a second terminal of the eighth switch is electrically coupled to the second node.
  • In an embodiment of the present application, the control circuit further includes a ninth switch, wherein a control terminal of the ninth switch is configured to receive the input signal, a first terminal of the ninth switch is electrically coupled to the second node, and a second terminal of the ninth switch is electrically connected to the second preset low voltage level.
  • In an embodiment of the present application, the control circuit further includes a tenth switch, wherein a control terminal of the tenth switch is configured to receive a second clock signal, a first terminal of the tenth switch is configured to receive the second clock signal, and a second terminal of the tenth switch is electrically coupled to the third node.
  • In an embodiment of the present application, the control circuit further includes a storing capacitor, wherein one terminal of the storing capacitor is electrically coupled to the first node, and another terminal of the storing capacitor is configured to receive the second control signal.
  • A purpose of the present application and means to resolve the technical problem are further realized by adopting the following technical approach.
  • The present application is also to provide a display panel that includes a first substrate; and a second substrate disposed facing the first substrate; wherein the display panel further includes a control circuit including a plurality of stages of shift registers, and each of the shift registers includes a first switch, wherein a control terminal of the first switch is configured to receive a first control signal, a first terminal of the first switch is configured to receive the first control signal, and a second terminal of the first switch is electrically coupled to a first node; a second switch, wherein a control terminal of the second switch is electrically coupled to the first node, a first terminal of the second switch is configured to receive a first clock signal, and a second terminal of the second switch is configured to receive a second control signal; a third switch, wherein a control terminal of the third switch is electrically coupled to a second node, a first terminal of the third switch is configured to receive the second control signal, and a second terminal of the third switch is electrically connected to a first preset low voltage level; a fourth switch, wherein a control terminal of the fourth switch is configured to receive a third control signal, a first terminal of the fourth switch is electrically coupled to the first node, and a second terminal of the fourth switch is electrically connected to a second preset low voltage level; a fifth switch, wherein a control terminal of the fifth switch is electrically coupled to the second node, a first terminal of the fifth switch is electrically coupled to the first node, and a second terminal of the fifth switch is electrically connected to the second preset low voltage level; a sixth switch, wherein a control terminal of the sixth switch is configured to receive the first clock signal, a first terminal of the sixth switch is configured to receive the first clock signal, and a second terminal of the sixth switch is electrically coupled to a third node; a seventh switch, wherein a control terminal of the seventh switch is configured to receive an input signal, a first terminal of the seventh switch is electrically coupled to the third node, and a second terminal of the seventh switch is electrically connected to the second preset low voltage level; an eighth switch, wherein a control terminal of the eighth switch is electrically coupled to the third node, a first terminal of the eighth switch is configured to receive the first clock signal, and a second terminal of the eighth switch is electrically coupled to the second node; a ninth switch, wherein a control terminal of the ninth switch is configured to receive the input signal, a first terminal of the ninth switch is electrically coupled to the second node, and a second terminal of the ninth switch is electrically connected to the second preset low voltage level; and a tenth switch, wherein a control terminal of the tenth switch is configured to receive a second clock signal, a first terminal of the tenth switch is configured to receive the second clock signal, and a second terminal of the tenth switch is electrically coupled to the third node.
  • The present application proposes adding a thin film transistor device that can effectively compensate voltage level of a node in a pull-down maintain unit such that a pull-down maintain module can more effectively perform pull-down maintain effect, especially under high temperature conditions, an abnormal output caused by insufficient voltage of nodes can be effectively avoided.
    • DESCRIPTION OF DRAWINGS
  • The accompanying figures to be used in the description of embodiments of the present application will be described in brief to more clearly illustrate the technical solutions of the embodiments. The accompanying figures described below are only part of the embodiments of the present application, from which those skilled in the art can derive further figures without making any inventive efforts.
  • FIG. 1 is a schematic diagram of a control circuit according to an embodiment of the present application.
  • FIG. 2 is a schematic diagram of waveforms output by a control circuit according to an embodiment of the present application.
  • FIG. 3 is a schematic diagram of waveforms output by a conventional control circuit when temperature is 160 degrees.
  • FIG. 4 is a schematic diagram of waveforms output by a control circuit according to an embodiment of the present application when temperature is 160 degrees.
    •  DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
  • Referring to accompanying drawings, identical component numerals represent identical components. The following description is based on illustrative embodiments of the present application and should not be regarded as limiting other embodiments of the present application that are not described in detail here.
  • Description of the following embodiments with reference to accompanying drawings illustrates specific embodiments of the present application. Directional terms mentioned in the present application such as “upper”, “lower”, “front”, “rear”, “left”, “right”, “inside”, “outside”, “side”, etc. are simply with respect to a direction of the accompanying drawings. Therefore, directional terms used are for explanation and understanding of the present application and do not limit the present application.
  • In the accompanying drawings, for the sake of clarity, thicknesses of layers, films, panels, areas, etc. are exaggerated. In the accompanying drawings, for the sake of understanding and easier description, thicknesses of layers and areas are exaggerated. It should be understood that when components such as layers, films, areas, or bases are said to be “on” another component, the components can be directly on the other component, or there can be intermediate components.
  • Drawings and description are regarded as illustrative and not limited. In the drawings, units with similar structures are represented by identical numerals. Furthermore, for the sake of understanding and easier description, sizes and thicknesses of each of components illustrated in the accompanying drawings are arbitrary and the present application is not limited thereto.
  • Furthermore, in the specification, unless clearly described as opposite, the term “include” will be understood to mean including the component while not excluding any other components. In addition, in the specification, “on” means on or below a target component and does not necessarily mean on top of something based on a gravity direction.
  • For further describing a technical approach and effects adopted to achieve a purpose of the present invention, the following with reference to the accompanying drawings and embodiments describes in detail embodiments, structures, features, and the effects of a control circuit and a display panel applied by the control circuit according to the present application.
  • FIG. 1 is a schematic diagram of a control circuit according to an embodiment of the present application. Referring to FIG. 1, in an embodiment of the present application, a control circuit 100 includes a plurality of stages of shift registers, wherein each of the shift registers includes a first switch T1, wherein a control terminal T1 a of the first switch T1 is configured to receive a first control signal Gn−2, a first terminal T1 b of the first switch T1 is configured to receive the first control signal Gn−2, and a second terminal T1 c of the first switch T1 is electrically coupled to a first node P1(n); a second switch T2, wherein a control terminal T2 a of the second switch T2 is electrically coupled to the first node P1(n), a first terminal T2 b of the second switch T2 is configured to receive a first clock signal CKn, and a second terminal T2 c of the second switch T2 is configured to receive a second control signal Gn; and a third switch T3, wherein a control terminal T3 a of the third switch T3 is electrically coupled to a second node P2(n), a first terminal T3 b of the third switch T3 is configured to receive the second control signal Gn, and a second terminal T3 c of the third switch T3 is electrically connected to a first preset low voltage level VSS.
  • In an embodiment of the present application, the control circuit 100 further includes a fourth switch T4, wherein a control terminal T4 a of the fourth switch T4 is configured to receive a third control signal Gn+2, a first terminal T4 b of the fourth switch T4 is electrically coupled to the first node P1(n), and a second terminal T4 c of the fourth switch T4 is electrically connected to a second preset low voltage level VGL.
  • In an embodiment of the present application, the control circuit 100 further includes a fifth switch T5, wherein a control terminal T5 a of the fifth switch T5 is electrically coupled to the second node P2(n), a first terminal T5 b of the fifth switch T5 is electrically coupled to the first node P1(n), and a second terminal T5 c of the fifth switch T5 is electrically connected to the second preset low voltage level VGL.
  • In an embodiment of the present application, the control circuit 100 further includes a sixth switch T6, wherein a control terminal T6 a of the sixth switch T6 is configured to receive the first clock signal CKn, a first terminal T6 b of the sixth switch T6 is configured to receive the first clock signal CKn, and a second terminal T6 c of the sixth switch T6 is electrically coupled to a third node P3(n).
  • In an embodiment of the present application, the control circuit 100 further includes a seventh switch T7, wherein a control terminal T7 a of the seventh switch T7 is configured to receive an input signal Qn, a first terminal T7 b of the seventh switch T7 is electrically coupled to the third node P3(n), and a second terminal T7 c of the seventh switch T7 is electrically connected to the second preset low voltage level VGL.
  • In an embodiment of the present application, the control circuit 100 further includes an eighth switch T8, wherein a control terminal T8 a of the eighth switch T8 is electrically coupled to the third node P3(n), a first terminal T8 b of the eighth switch T8 is configured to receive the first clock signal CKn, and a second terminal T8 c of the eighth switch T8 is electrically coupled to the second node P2(n).
  • In an embodiment of the present application, the control circuit 100 further includes a ninth switch T9, wherein a control terminal T9 a of the ninth switch T9 is configured to receive the input signal Qn, a first terminal T9 b of the ninth switch T9 is electrically coupled to the second node P2(n), and a second terminal T9 c of the ninth switch T9 is electrically connected to the second preset low voltage level VGL.
  • In an embodiment of the present application, the control circuit 100 further includes a tenth switch T10, wherein a control terminal T10 a of the tenth switch T10 is configured to receive a second clock signal XCKn, a first terminal T10 b of the tenth switch T10 is configured to receive the second clock signal XCKn, and a second terminal T10 c of the tenth switch T10 is electrically coupled to the third node P3(n).
  • In an embodiment of the present application, the control circuit 100 further includes a storing capacitor 110, wherein one terminal of the storing capacitor 110 is electrically coupled to the first node P1(n), and another terminal of the storing capacitor 110 is configured to receive the second control signal Gn.
  • Referring to FIG. 1, in an embodiment of the present application, a display panel 10 includes a first substrate (not shown); and a second substrate (not shown) disposed facing the first substrate. The display panel 10 further includes a control circuit 100 that includes a plurality of stages of shift registers, wherein each of the shift registers includes a first switch T1, wherein a control terminal T1 a of the first switch T1 is configured to receive a first control signal Gn−2, a first terminal T1 b of the first switch T1 is configured to receive the first control signal Gn−2, and a second terminal T1 c of the first switch T1 is electrically coupled to a first node P1(n); a second switch T2, wherein a control terminal T2 a of the second switch T2 is electrically coupled to the first node P1(n), a first terminal T2 b of the second switch T2 is configured to receive a first clock signal CKn, and a second terminal T2 c of the second switch T2 is configured to receive a second control signal Gn; a third switch T3, wherein a control terminal T3 a of the third switch T3 is electrically coupled to a second node P2(n), a first terminal T3 b of the third switch T3 is configured to receive the second control signal Gn, and a second terminal T3 c of the third switch T3 is electrically connected to a first preset low voltage level VSS; a fourth switch T4, wherein a control terminal T4 a of the fourth switch T4 is configured to receive a third control signal Gn+2, a first terminal T4 b of the fourth switch T4 is electrically coupled to the first node P1(n), and a second terminal T4 c of the fourth switch T4 is electrically connected to a second preset low voltage level VGL; a fifth switch T5, wherein a control terminal T5 a of the fifth switch T5 is electrically coupled to the second node P2(n), a first terminal T5 b of the fifth switch T5 is electrically coupled to the first node P1(n), and a second terminal T5 c of the fifth switch T5 is electrically connected to the second preset low voltage level VGL; a sixth switch T6, wherein a control terminal T6 a of the sixth switch T6 is configured to receive the first clock signal CKn, a first terminal T6 b of the sixth switch T6 is configured to receive the first clock signal CKn, and a second terminal T6 c of the sixth switch T6 is electrically coupled to a third node P3(n); a seventh switch T7, wherein a control terminal T7 a of the seventh switch T7 is configured to receive an input signal Qn, a first terminal T7 b of the seventh switch T7 is electrically coupled to the third node P3(n), and a second terminal T7 c of the seventh switch T7 is electrically connected to the second preset low voltage level VGL; an eighth switch T8, wherein a control terminal T8 a of the eighth switch T8 is electrically coupled to the third node P3(n), a first terminal T8 b of the eighth switch T8 is configured to receive the first clock signal CKn, and a second terminal T8 c of the eighth switch T8 is electrically coupled to the second node P2(n); a ninth switch T9, wherein a control terminal T9 a of the ninth switch T9 is configured to receive the input signal Qn, a first terminal T9 b of the ninth switch T9 is electrically coupled to the second node P2(n), and a second terminal T9 c of the ninth switch T9 is electrically connected to the second preset low voltage level VGL; a tenth switch T10, wherein a control terminal T10 a of the tenth switch T10 is configured to receive a second clock signal XCKn, a first terminal T10 b of the tenth switch T10 is configured to receive the second clock signal XCKn, and a second terminal T10 c of the tenth switch T10 is electrically coupled to the third node P3(n); and a storing capacitor 110, wherein one terminal of the storing capacitor 110 is electrically coupled to the first node P1(n), and other terminal of the storing capacitor 110 is configured to receive the second control signal Gn.
  • Referring to FIG. 1, in an embodiment of the present application, in the convention gate on array (GOA) circuit, a thin film transistor T10 controlled by XCKn is added in a pull-down unit module (T3, T4, T5, T6, T7, T8, T9). When CKn is at a low voltage level, T6 is turned off, and at this time P3(n) and P2(n) nodes are floating. When XCKn is at a high voltage level, P3(n) is at a high voltage level, T7 is turned on to pull down P2(n) node to CKn's low voltage level (−15V), and at this time thin film transistors T3 and T5 are completely turned off.
  • FIG. 2 is a schematic diagram of waveforms output by a control circuit 100 according to an embodiment of the present application. Referring to FIG. 1 and FIG. 2, in an embodiment of the present application, waveforms of nodes P3(n) and P2(n) in a new GOA circuit module. When CKn is at a high voltage level, highest value of node P3(n)'s high voltage level is about 39 volts, and node P2(n)'s high voltage level is about 28 volts. In comparison with the conventional circuits, these voltage levels can more effectively turn on thin film transistors T8, T3, and T5 such that Qn and Gn can more effectively maintain at voltage levels of VGL and VSS.
  • FIG. 3 is a schematic diagram of waveforms output by a conventional control circuit when temperature is 160 degrees. Referring to FIG. 3, in the conventional circuit, under a high temperature condition (160 Celsius degrees), voltage values of nodes P3(n) and P2(n) are both lower than 0 volt such that Qn and Gn cannot be effectively pulled down to voltage levels of VGL and VSS, which leads to a multi-pulse condition at gate's waveform output by the GOA such that abnormal pictures occur.
  • FIG. 4 is a schematic diagram of waveforms output by a control circuit according to an embodiment of the present application when temperature is 160 degrees. Referring to FIG. 1 and FIG. 4, in a new GOA circuit, under a high temperature condition (160 Celsius degrees), a high voltage value of nodes P3(n) and P2(n) is about 28 volts, which can still effectively perform a pull-down maintain effect.
  • The present application proposes adding a thin film transistor device that can effectively compensate voltage level of a node in a pull-down maintain unit such that a pull-down maintain module can more effectively perform a pull-down maintain effect, especially under high temperature conditions, an abnormal output caused by insufficient voltage of nodes can be effectively avoided.
  • Although the present invention has been explained in relation to its preferred embodiment, it does not intend to limit the present invention. It is obvious to those skilled in the art having regard to this present invention that other modifications of the exemplary embodiments beyond these embodiments specifically described here may be made without departing from the spirit of the invention. Accordingly, such modifications are considered within the scope of the invention as limited solely by the appended claims.
  • Subject of the present application can be made and used in industries and has industrial utility.

Claims (10)

What is claimed is:
1. A control circuit, comprising a plurality of stages of shift registers, wherein each of the shift registers comprises:
a first switch, wherein a control terminal of the first switch is configured to receive a first control signal, a first terminal of the first switch is configured to receive the first control signal, and a second terminal of the first switch is electrically coupled to a first node;
a second switch, wherein a control terminal of the second switch is electrically coupled to the first node, a first terminal of the second switch is configured to receive a first clock signal, and a second terminal of the second switch is configured to receive a second control signal; and
a third switch, wherein a control terminal of the third switch is electrically coupled to a second node, a first terminal of the third switch is configured to receive the second control signal, and a second terminal of the third switch is electrically connected to a first preset low voltage level.
2. The control circuit as claimed in claim 1, comprising a fourth switch, wherein a control terminal of the fourth switch is configured to receive a third control signal, a first terminal of the fourth switch is electrically coupled to the first node, and a second terminal of the fourth switch is electrically connected to a second preset low voltage level.
3. The control circuit as claimed in claim 2, comprising a fifth switch, wherein a control terminal of the fifth switch is electrically coupled to the second node, a first terminal of the fifth switch is electrically coupled to the first node, and a second terminal of the fifth switch is electrically connected to the second preset low voltage level.
4. The control circuit as claimed in claim 2, comprising a sixth switch, wherein a control terminal of the sixth switch is configured to receive the first clock signal, a first terminal of the sixth switch is configured to receive the first clock signal, and a second terminal of the sixth switch is electrically coupled to a third node.
5. The control circuit as claimed in claim 4, comprising a seventh switch, wherein a control terminal of the seventh switch is configured to receive an input signal, a first terminal of the seventh switch is electrically coupled to the third node, and a second terminal of the seventh switch is electrically connected to the second preset low voltage level.
6. The control circuit as claimed in claim 4, comprising an eighth switch, wherein a control terminal of the eighth switch is electrically coupled to the third node, a first terminal of the eighth switch is configured to receive the first clock signal, and a second terminal of the eighth switch is electrically coupled to the second node.
7. The control circuit as claimed in claim 5, comprising a ninth switch, wherein a control terminal of the ninth switch is configured to receive the input signal, a first terminal of the ninth switch is electrically coupled to the second node, and a second terminal of the ninth switch is electrically connected to the second preset low voltage level.
8. The control circuit as claimed in claim 4, comprising a tenth switch, wherein a control terminal of the tenth switch is configured to receive a second clock signal, a first terminal of the tenth switch is configured to receive the second clock signal, and a second terminal of the tenth switch is electrically coupled to the third node.
9. The control circuit as claimed in claim 1, comprising a storing capacitor, wherein one terminal of the storing capacitor is electrically coupled to the first node, and another terminal of the storing capacitor is configured to receive the second control signal.
10. A display panel, comprising:
a first substrate; and
a second substrate disposed facing the first substrate;
wherein the display panel comprises a control circuit comprising a plurality of stages of shift registers, and each of the shift registers comprises:
a first switch, wherein a control terminal of the first switch is configured to receive a first control signal, a first terminal of the first switch is configured to receive the first control signal, and a second terminal of the first switch is electrically coupled to a first node;
a second switch, wherein a control terminal of the second switch is electrically coupled to the first node, a first terminal of the second switch is configured to receive a first clock signal, and a second terminal of the second switch is configured to receive a second control signal;
a third switch, wherein a control terminal of the third switch is electrically coupled to a second node, a first terminal of the third switch is configured to receive the second control signal, and a second terminal of the third switch is electrically connected to a first preset low voltage level;
a fourth switch, wherein a control terminal of the fourth switch is configured to receive a third control signal, a first terminal of the fourth switch is electrically coupled to the first node, and a second terminal of the fourth switch is electrically connected to a second preset low voltage level;
a fifth switch, wherein a control terminal of the fifth switch is electrically coupled to the second node, a first terminal of the fifth switch is electrically coupled to the first node, and a second terminal of the fifth switch is electrically connected to the second preset low voltage level;
a sixth switch, wherein a control terminal of the sixth switch is configured to receive the first clock signal, a first terminal of the sixth switch is configured to receive the first clock signal, and a second terminal of the sixth switch is electrically coupled to a third node;
a seventh switch, wherein a control terminal of the seventh switch is configured to receive an input signal, a first terminal of the seventh switch is electrically coupled to the third node, and a second terminal of the seventh switch is electrically connected to the second preset low voltage level;
an eighth switch, wherein a control terminal of the eighth switch is electrically coupled to the third node, a first terminal of the eighth switch is configured to receive the first clock signal, and a second terminal of the eighth switch is electrically coupled to the second node;
a ninth switch, wherein a control terminal of the ninth switch is configured to receive the input signal, a first terminal of the ninth switch is electrically coupled to the second node, and a second terminal of the ninth switch is electrically connected to the second preset low voltage level; and
a tenth switch, wherein a control terminal of the tenth switch is configured to receive a second clock signal, a first terminal of the tenth switch is configured to receive the second clock signal, and a second terminal of the tenth switch is electrically coupled to the third node.
US16/627,298 2019-09-24 2019-12-16 Control circuit and display panel applied by control circuit Active 2040-03-28 US11074884B1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CN201910904131.5 2019-09-24
CN201910904131.5A CN110675833B (en) 2019-09-24 2019-09-24 Control circuit and display panel applying same
PCT/CN2019/125601 WO2021056856A1 (en) 2019-09-24 2019-12-16 Control circuit and display panel used in same

Publications (2)

Publication Number Publication Date
US11074884B1 US11074884B1 (en) 2021-07-27
US20210256925A1 true US20210256925A1 (en) 2021-08-19

Family

ID=69077409

Family Applications (1)

Application Number Title Priority Date Filing Date
US16/627,298 Active 2040-03-28 US11074884B1 (en) 2019-09-24 2019-12-16 Control circuit and display panel applied by control circuit

Country Status (3)

Country Link
US (1) US11074884B1 (en)
CN (1) CN110675833B (en)
WO (1) WO2021056856A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11380277B2 (en) * 2019-12-24 2022-07-05 Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd GOA circuit and display panel

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114220402B (en) * 2021-09-29 2023-06-27 华映科技（集团）股份有限公司 GIP circuit for improving splash screen and method thereof

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20100083370A (en) * 2009-01-13 2010-07-22 삼성전자주식회사 Gate driving circuit and display device having the same
US9466252B2 (en) * 2013-09-10 2016-10-11 Innolux Corporation Partial scanning gate driver and liquid crystal display using the same
CN104821153B (en) * 2015-05-29 2017-06-16 京东方科技集团股份有限公司 Gate driving circuit and OLED display
US10008155B2 (en) * 2015-07-28 2018-06-26 Electronics And Telecommunications Research Institute Gate driving circuit and organic light emitting display device including the same
CN105047157B (en) * 2015-08-19 2017-10-24 深圳市华星光电技术有限公司 A kind of source electrode drive circuit
CN105139815A (en) * 2015-09-18 2015-12-09 友达光电股份有限公司 Downloading control circuit and GOA circuit thereof
TWI603315B (en) * 2017-01-05 2017-10-21 友達光電股份有限公司 Liquid crystal display apparatus
CN107492361B (en) * 2017-09-26 2022-01-11 惠科股份有限公司 Shift register circuit and display panel using same
CN108766374A (en) * 2018-05-15 2018-11-06 友达光电股份有限公司 Shift registor

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11380277B2 (en) * 2019-12-24 2022-07-05 Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd GOA circuit and display panel

Also Published As

Publication number Publication date
CN110675833B (en) 2021-07-23
CN110675833A (en) 2020-01-10
WO2021056856A1 (en) 2021-04-01
US11074884B1 (en) 2021-07-27

Similar Documents

Publication Publication Date Title
US10685616B2 (en) Shift register circuit, method for driving the same, gate drive circuit, and display panel
US10741139B2 (en) Goa circuit
US9293093B2 (en) Gate driver in which each stage thereof drives multiple gate lines and display apparatus having the same
US9659540B1 (en) GOA circuit of reducing power consumption
US9564097B2 (en) Shift register, stage-shift gate driving circuit and display panel
US9203395B2 (en) Gate driver and a display device including the same
US9779682B2 (en) GOA circuit with forward-backward scan function
US7023410B2 (en) Liquid crystal display device
US10665194B1 (en) Liquid crystal display device and driving method thereof
US11176902B2 (en) Shift register circuit and display panel using same
US9570028B2 (en) PMOS gate driving circuit
CN107331360B (en) GOA circuit and liquid crystal display device
US20180218699A1 (en) Driving circuit and display panel
US10657864B2 (en) Drive circuit of display device and driving method for display device having single-ended to differential modules
US9581873B2 (en) Gate driver on array circuit repair method
KR20140086192A (en) Shift register and method for driving the same
US20220189429A1 (en) Goa circuit, display panel and display device
US11074884B1 (en) Control circuit and display panel applied by control circuit
WO2020140321A1 (en) Goa scanning circuit and liquid crystal display device
US10386663B2 (en) GOA circuit and liquid crystal display device
US20200035180A1 (en) Liquid crystal panel including goa circuit and driving method thereof
WO2020073548A1 (en) Goa unit for improving device stability
WO2019127961A1 (en) Shut-off signal generation circuit and display device
US11004415B2 (en) Shift register circuit and display panel using the same
JP4407540B2 (en) Level shifter circuit, active matrix substrate, electro-optical device, and electronic apparatus

Legal Events

Date Code Title Description
AS Assignment

Owner name: TCL CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD., CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WANG, TIANHONG;XI, SUPING;SIGNING DATES FROM 20190628 TO 20191223;REEL/FRAME:051382/0493

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE