US20210175370A1 - Fin-based schottky diode for integrated circuit (ic) products and methods of making such a schottky diode - Google Patents
Fin-based schottky diode for integrated circuit (ic) products and methods of making such a schottky diode Download PDFInfo
- Publication number
- US20210175370A1 US20210175370A1 US16/704,002 US201916704002A US2021175370A1 US 20210175370 A1 US20210175370 A1 US 20210175370A1 US 201916704002 A US201916704002 A US 201916704002A US 2021175370 A1 US2021175370 A1 US 2021175370A1
- Authority
- US
- United States
- Prior art keywords
- fins
- region
- semiconductor substrate
- schottky diode
- doped
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 51
- 239000000758 substrate Substances 0.000 claims abstract description 99
- 239000004065 semiconductor Substances 0.000 claims abstract description 54
- 239000000463 material Substances 0.000 claims description 35
- 239000002019 doping agent Substances 0.000 claims description 31
- 239000011810 insulating material Substances 0.000 claims description 26
- 230000008569 process Effects 0.000 claims description 26
- 238000005530 etching Methods 0.000 claims description 14
- 238000002955 isolation Methods 0.000 description 15
- 238000011112 process operation Methods 0.000 description 10
- 230000015572 biosynthetic process Effects 0.000 description 8
- 230000000873 masking effect Effects 0.000 description 7
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 229910052785 arsenic Inorganic materials 0.000 description 5
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 5
- 229910052796 boron Inorganic materials 0.000 description 5
- OKZIUSOJQLYFSE-UHFFFAOYSA-N difluoroboron Chemical compound F[B]F OKZIUSOJQLYFSE-UHFFFAOYSA-N 0.000 description 5
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 5
- 239000007943 implant Substances 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- -1 for example Substances 0.000 description 4
- 229920002120 photoresistant polymer Polymers 0.000 description 4
- 239000004020 conductor Substances 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- 125000004429 atom Chemical group 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 230000018109 developmental process Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910021332 silicide Inorganic materials 0.000 description 2
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- 229910008484 TiSi Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 230000004323 axial length Effects 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 125000005843 halogen group Chemical group 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 229920003209 poly(hydridosilsesquioxane) Polymers 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
- 230000007480 spreading Effects 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/872—Schottky diodes
- H01L29/8725—Schottky diodes of the trench MOS barrier type [TMBS]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/872—Schottky diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/6609—Diodes
- H01L29/66143—Schottky diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0646—PN junctions
Definitions
- the present disclosure generally relates to various novel embodiments of a fin-based Schottky diode for an integrated circuit (IC) product and various novel methods of making such a Schottky diode.
- IC integrated circuit
- a Schottky diode (sometimes referred to as a hot-carrier diode) is a semiconductor diode formed by the junction of a semiconductor material with a metal. Relative to standard silicon diodes, a Schottky diode has a very low forward voltage drop and a very fast switching action, characteristics that result in better system efficiencies in IC products using Schottky diodes. Schottky diodes are used in a wide variety of applications. For example, Schottky diodes may be employed in voltage clamping applications, in photovoltaic systems to prevent batteries from discharging through solar panels at night, in rectifiers in switched-mode power supplies and in diode-bridge based sample and hold circuits, etc. However, manufacturing Schottky diodes based upon FinFET technology and techniques has been problematic.
- the present disclosure is generally directed to various novel embodiments of a fin-based Schottky diode for an IC product and various novel methods of making such a Schottky diode.
- One illustrative Schottky diode disclosed herein includes a semiconductor substrate, an anode region and a cathode region.
- the anode region includes a plurality of first fins with a first vertical height formed in the anode region, wherein an upper surface of the semiconductor substrate is exposed within the anode region.
- the cathode region includes a plurality of second fins with a second vertical height that is greater than the first vertical height.
- the device also includes a conductive structure that contacts and engages at least an upper surface of the plurality of first fins in the anode region.
- Another illustrative Schottky diode disclosed herein includes a semiconductor substrate, an anode region and a cathode region.
- the anode region includes a plurality of first fins with a first vertical height and a first upper surface, wherein an upper surface of the semiconductor substrate is exposed within the anode region.
- the cathode region includes a plurality of second fins with a second vertical height and a second upper surface, wherein the second vertical height is greater than the first vertical height and wherein a lateral width of the first upper surface is greater than a lateral width of the second upper surface.
- the device also includes a substrate contact region comprising a plurality of third fins formed in the semiconductor substrate, an inner doped well region in the semiconductor substrate below the anode region and the cathode region, wherein the inner doped well region comprises dopant material of a first type, and a counter-doped outer well region in the substrate below the substrate contact region and around the inner doped well region, wherein the counter-doped outer well region comprises dopant material of a second type that is opposite the first type.
- the device also includes a conductive structure that conductively contacts at least an upper surface of the plurality of first fins in the anode region.
- One illustrative method for forming a Schottky diode includes forming a plurality of first fins in a semiconductor substrate in the anode region, forming a plurality of second fins in the semiconductor substrate in the cathode region, wherein the plurality of first fins and the plurality of second fins have substantially the same first vertical height, and forming at least one layer of insulating material above the plurality of first fins and the plurality of second fins and above the semiconductor substrate.
- the method also includes performing at least one etching process to remove the at least one layer of insulating material in the anode region and to recess the plurality of first fins, wherein the etching process exposes an upper surface of the semiconductor substrate within the anode region and wherein the recessed plurality of first fins have a recessed height that is less than the first vertical height of the plurality of second fins, and forming a conductive structure that contacts and engages at least an upper surface of the recessed plurality of first fins in the anode region.
- FIGS. 1-11 depict various novel embodiments of a fin-based Schottky diode for an IC product and various novel methods of making such a Schottky diode.
- the various components, structures and layers of material depicted herein may be formed using a variety of different materials and by performing a variety of known process operations, e.g., chemical vapor deposition (CVD), atomic layer deposition (ALD), a thermal growth process, spin-coating techniques, etc.
- CVD chemical vapor deposition
- ALD atomic layer deposition
- thermal growth process spin-coating techniques
- the thicknesses of these various layers of material may also vary depending upon the particular application.
- the various inventions disclosed herein should not be considered to be limited to the particular examples shown in the attached drawings and described below.
- FIGS. 1-11 depict various novel embodiments of a fin-based Schottky diode 100 and various novel methods of making such a Schottky diode 100 .
- FIG. 1 is a plan view of one illustrative embodiment of a Schottky diode 100 disclosed herein.
- the Schottky diode 100 may be formed on a semiconductor substrate 102 .
- the substrate 102 may have a variety of configurations, such as the depicted bulk silicon configuration.
- the substrate 102 may also have a semiconductor-on-insulator (SOI) configuration that includes a bulk semiconductor layer, a buried insulation layer and an active semiconductor layer positioned on the buried insulation layer, wherein semiconductor devices are formed in and above the active layer.
- SOI semiconductor-on-insulator
- the substrate 102 may be made of silicon or it may be made of materials other than silicon.
- substrate or “semiconductor substrate” should be understood to cover all semiconducting materials and all forms of such materials. Additionally, various doped regions, e.g., halo implant regions, well regions and the like, are not depicted in the attached drawings.
- the Schottky diode 100 generally comprises an anode region 200 , a cathode region 300 and a substrate contact region 400 .
- a plurality of ring-like isolation structures 108 , 110 and 116 e.g., shallow trench isolation (STI) structures that are formed in the substrate 102 .
- the isolation structure 108 isolates the anode region 200 from the cathode region 300
- the isolation structure 110 isolates the cathode region 300 from the substrate contact region 400
- the isolation structure 116 isolates the substrate contact region 400 from other devices (not shown) that are formed on the substrate 102 .
- the physical size, e.g., area and configuration (when viewed from above), of the anode region 200 , the cathode region 300 , the substrate contact region 400 and the isolation structures 108 , 110 and 116 may vary depending upon the particular application.
- the anode region 200 is depicted as having a substantially square configuration but that may not be the case in all applications.
- FIG. 1 depicts the location where the cross-sectional view (“X-X”) of the Schottky diode 100 shown in some of the attached drawings is taken.
- the isolation structure 116 is not depicted in the cross-sectional views so as to simplify the drawings.
- the drawings are not to scale.
- the formation of the Schottky diode 100 begins with the formation of an inner well region 114 and a counter-doped outer well region 112 in the substrate 102 by performing traditional masking and ion implantation processes known to those skilled in the art.
- the dopant concentration, location of peak dopant concentration and the overall vertical depth of the inner well region 114 and the counter-doped outer well region 112 may all vary depending upon the particular application.
- the Schottky diodes disclosed herein may be an N-type device or a P-type device.
- An IC product may contain both N-type and P-type Schottky diodes 100 .
- the substrate 102 may be doped with a P-type dopant (e.g., boron, boron difluoride, etc.), the inner well region 114 will be doped with an N-type dopant (e.g., arsenic, phosphorous, etc.), and the counter-doped outer well region 112 will be doped with a P-type dopant (e.g., boron, boron difluoride, etc.). Note that the counter-doped outer well region 112 is counter-doped with respect to the inner well region 114 .
- a P-type dopant e.g., boron, boron difluoride, etc.
- the inner well region 114 will be doped with an N-type dopant (e.g., arsenic, phosphorous, etc.)
- the counter-doped outer well region 112 will be doped with a P-type dopant (e.g., boron,
- the counter-doped outer well region 112 is doped with the same dopant type (in this example P-type) as that of the substrate 102 .
- the inner well region 114 is counter-doped with respect to the doping of the substrate 102 .
- the basic semiconductor substrate 102 may be very lightly doped (e.g., 1e12 atoms/cm 2 ) prior to the formation of the inner well region 114 and the counter-doped outer well region 112 therein.
- the Schottky diode 100 is a P-type device, the dopants used in the various regions would be opposite to that described above.
- the substrate 102 may be doped with an N-type dopant (e.g., arsenic, phosphorous, etc.), the inner well region 114 will be doped with a P-type dopant (e.g., boron, boron difluoride, etc.) and the counter-doped outer well region 112 will be doped with an N-type dopant (e.g., arsenic, phosphorous, etc.).
- an N-type dopant e.g., arsenic, phosphorous, etc.
- the inner well region 114 will be doped with a P-type dopant (e.g., boron, boron difluoride, etc.)
- the counter-doped outer well region 112 will be doped with an N-type dopant (e.g., arsenic, phosphorous, etc.).
- a plurality of fins 104 X, 104 Y and 104 Z were formed in the substrate 102 by performing known masking and etching techniques. More specifically, the fins 104 were formed in the substrate 102 by performing one or more etching processes, e.g., anisotropic etching processes, through a patterned fin-formation etch mask (not shown) to form a plurality of fin-formation trenches 106 in the substrate 102 and thereby define the plurality of fins 104 .
- each of the fins 104 has an upper surface 104 A.
- the fins 104 may be formed with any desired fin pitch, and the fin pitch in each of the anode region 200 , the cathode region 300 , and the substrate contact region 400 may or may not be the same.
- the fins 104 may be formed with any desired vertical height.
- the anode region 200 comprises three illustrative fins 104 Z
- the cathode region 300 comprises four illustrative fins 104 Y
- the substrate contact region 400 comprises six illustrative fins 104 X.
- each of the anode region 200 , the cathode region 300 , and the substrate contact region 400 may comprise any number of fins 104 and the number of fins 104 in each of the anode region 200 , the cathode region 300 and the substrate contact region 400 may be different.
- FIG. 3 is a simplistic plan view of the Schottky diode 100 after the formation of the fins 104 (depicted as dark lines) in the anode region 200 , the cathode region 300 and the substrate contact region 400 using a much smaller scale for the width of the fins 104 .
- the number of fins 104 shown in FIG. 3 in each of the anode region 200 , the cathode region 300 and the substrate contact region 400 does not agree with the number of fins 104 shown in the cross-sectional views (e.g., FIG. 2 ) of the Schottky diode 100 herein.
- the isolation structures 108 , 110 and 116 are also depicted in FIG. 3 .
- a patterned etch mask (not shown), e.g., a patterned layer of photoresist was formed above the substrate 102 .
- This patterned etch mask exposes portions of the substrate 102 where it is desired to form the isolation structures 108 , 110 and 116 .
- an etching process was performed to form trenches 115 in the substrate 102 where the isolation structures 108 , 110 and 116 will be formed, and the patterned etch mask was removed.
- a layer of HDP oxide was blanket-deposited on the Schottky diode 100 so as to overfill the spaces between the fins 104 and to fill the trenches 115 .
- a CMP and or etch-back process operation was performed to planarize the upper surface of the HDP oxide layer. In some cases, this planarization process also removes the patterned fin-formation etch mask (not shown) and thereby exposes the upper surface 104 A of the fins 104 .
- a timed, recess etching process was performed to remove portions of the HDP oxide layer until such time as the HDP oxide material remains only in the trenches 115 thereby forming the isolation structures 108 , 110 and 116 .
- FIG. 4 depicts the Schottky diode 100 after several process operations were performed.
- a layer of insulating material 118 was formed so as to over-fill the trenches 106 between the fins 104 .
- the layer of insulating material 118 may be comprised of a variety of materials, for example, a TEOS-based silicon dioxide, a HARP oxide, a flowable oxide, a low-k material, etc., and it may be formed to any desired thickness.
- another layer of insulating material 120 was formed on the layer of insulating material 118 .
- the layer of insulating material 120 may be comprised of a variety of materials, for example, silicon dioxide, and it may be formed to any desired thickness (e.g., 10-100 nm).
- the layer of insulating material 120 may be relatively thin, e.g., 15-25 nm. Thereafter, another layer of insulating material 122 was formed on the layer of insulating material 120 .
- the layer of insulating material 22 may be comprised of a variety of materials, for example, silicon nitride, and it may be formed to any desired thickness. In one illustrative example, the layer of insulating material 122 may be relatively thin, e.g., 25-35 nm.
- FIG. 5 depicts the Schottky diode 100 after several process operations were performed.
- a patterned etch mask (not shown), e.g. a patterned layer of photoresist, was formed above the layer of insulating material 122 .
- This patterned etch mask contains an opening that corresponds to the size and location of the anode region 200 .
- one or more etching processes were performed to remove portions of the layers of insulating material 122 , 120 and 118 located above the anode region 200 , thereby forming an opening 124 that exposes the fins 104 Z in the anode region 200 .
- the patterned etch mask may not remain in position or intact throughout the removal of all of the layers of insulating material 122 , 120 and 118 .
- the isolations structure 108 may not be substantially attacked during the removal of the layer of insulating material 118 , e.g., when the layer of insulating material 118 is a TEOS-based oxide, and the isolation structure 108 comprises an HDP oxide.
- the recessed fins 104 Z have a recessed upper surface 104 R and the recessed fins 104 Z are shorter than the fins 104 X in the substrate contact region 400 and the fins 104 Y in the cathode region 300 .
- about 30-50 nm of the original height of the fins 104 Z may be removed when the fins 104 Z are recessed.
- All of the fins 104 have an axial length (or long axis), i.e., they extend into and out of the plane of the drawing page in FIG. 5 .
- the double arrow 117 in FIG. 5 indicates a direction that is transverse to the long axis of the fins 104 .
- the width (in the direction 117 ) of the recessed upper surface 104 R of the recessed fins 104 Z in the anode region 200 is greater than the width of the original upper surface 104 A of the fins 104 .
- the width of the recessed upper surface 104 R may be about 10-20 nm wider than the original upper surface 104 A of the fins 104 . If not previously removed, the patterned etch mask was then removed.
- FIG. 6 depicts the Schottky diode 100 after several process operations were performed.
- a masking material 126 e.g., OPL
- OPL oxide-based material
- CMP and or etch-back processes were performed to remove portions of the masking material 126 positioned outside of the opening 124 and to remove the layers of insulating material 122 and 120 .
- FIG. 7 depicts the Schottky diode 100 after several process operations were performed.
- a patterned etch mask (not shown), e.g., a patterned layer of photoresist, was formed above the layer of insulating material 118 .
- an etching process was performed to form an opening 128 in the layer of insulating material 118 that exposes portions of the fins 104 X in the substrate contact region 400 .
- the fins 104 X in the substrate contact region 400 contain P-type dopant since the fins 104 X were formed in the P-doped counter-doped outer well region 112 .
- a P+ ion implantation process was performed to form a P+ implant region in at least a portion of the vertical height of the fins 104 X. No attempt has been made to show this P+ implant region in the fins 104 X.
- the P+ region may extend for substantially the entire height of the fins 104 X, i.e., from the upper surface 104 A (see FIG. 6 ) to the bottom of the fin-formation trenches 106 .
- an illustrative diamond-shaped region of P+ doped epitaxial semiconductor material 130 was formed on the fins 104 X in the substrate contact region 400 by performing known epitaxial growth processing operations.
- the P+ doped epitaxial semiconductor material 130 may be comprised of a variety of different materials, e.g., silicon germanium.
- FIG. 8 depicts the Schottky diode 100 after several process operations were performed.
- a masking material 132 e.g., OPL
- OPL e.g., OPL
- one or more CMP processes were performed to remove portions of the masking material 132 positioned outside of the opening 128 .
- a patterned etch mask (not shown), e.g., a patterned layer of photoresist, was formed above the layer of insulating material 118 .
- an etching process was performed to form an opening 134 in the layer of insulating material 118 that exposes portions of the fins 104 Y in the cathode region 300 .
- the fins 104 Y in the cathode region 300 contain N-type dopant since the fins 104 Y were formed in the N-doped inner well region 114 . Accordingly, after the fins 104 Y were exposed, an N+ ion implantation process was performed to form an N+ implant region in at least a portion of the vertical height of the fins 104 Y. No attempt has been made to show this N+ implant region in the fins 104 Y. In one illustrative embodiment, the N+ region may extend for substantially the entire height of the fins 104 Y, i.e., from the upper surface 104 A (see FIG.
- N+ doped epitaxial semiconductor material 136 was formed on the fins 104 Y in the cathode region 300 by performing known epitaxial growth processing operations.
- the N+ doped epitaxial semiconductor material 136 may be comprised of a variety of different materials, e.g., silicon. Note that, in the illustrative process flow described above in connection with FIGS. 7 and 8 , the fins 104 X in the substrate contact region 400 were processed before the fins 104 Y in the cathode region 300 . However, if desired, the order of processing could be reversed.
- FIG. 9 depicts the product after the masking materials 126 and 132 were removed. Note that this process operation exposes the fins 104 Z in the anode region 200 and the upper surface 102 A of the substrate 102 in the anode region 200 . Note that the surface 102 A (at the bottom of the fin formation trenches 106 ) is being referred to as the upper surface of the substrate 102 even though the fins 104 are formed in the substrate. At this point, a cleaning etch process may be performed to remove all unwanted materials, e.g., native oxides, from the exposed portions of the fins 104 and from the upper surface 102 A of the substrate in the anode region 200 .
- a cleaning etch process may be performed to remove all unwanted materials, e.g., native oxides, from the exposed portions of the fins 104 and from the upper surface 102 A of the substrate in the anode region 200 .
- FIG. 10 depicts the Schottky diode 100 after several process operations were performed.
- conductive structures 140 A, 140 B and 140 C (collectively referenced using the numeral 140 ) were formed in the openings 128 , 134 and 124 , respectively.
- insulating cap layers 150 A, 150 B and 150 C (collectively referenced using the numeral 150 ) were formed on the conductive structures 140 A, 140 B and 140 C, respectively.
- the conductive structures 140 may be comprised of any metal-containing material, e.g., tungsten, a metal silicide (e.g., TiSi), and they may be formed by performing known manufacturing techniques.
- the conductive structures 140 may be made of the same conductive materials as are used to form source/drain contact structures (e.g., trench silicide structures) that are typically formed on the portions of fins (not shown) in the source/drain regions of various FinFET transistor devices (not shown) that are formed elsewhere on the substrate 102 .
- source/drain contact structures e.g., trench silicide structures
- the conductive structures 140 may be formed by depositing the conductive material(s) of the contact structures 140 in the openings 128 , 134 and 124 and thereafter recessing those conductive materials to make room for the insulating cap layers 150 . Thereafter, the material for the cap layers 150 , e.g., silicon nitride, may be deposited on the substrate and a CMP process operation may be performed to remove portions of the cap layer material positioned above the upper surface of the layer of insulating material 118 . At that point, one or more openings (not shown) may be formed in each of the cap layers 150 so that a conductive contact structure (not shown) may be formed to conductively contact each of the conductive structures 140 .
- the material for the cap layers 150 e.g., silicon nitride
- a Schottky diode 100 is formed in the anode region 200 by the engagement of the conductive structure 140 C with at least the recessed upper surface 104 R of the recessed fins 104 Z (made of semiconductor material).
- the wider recessed upper surface 104 R of the recessed fins 104 Z provides sufficient contact area for the formation of the Schottky diode.
- the conductive structure 140 C may also engage at least a portion of the sidewall surfaces 104 S of the recessed fins 104 Z and perhaps a portion of the upper surface 102 A of the semiconductor substrate 102 .
- the conductive structure 140 C engages substantially all of the upper surface 104 R of the recessed fins 104 Z, substantially the entirety of the sidewalls 104 S of the recessed fins 104 Z and substantially the entire upper surface 102 A of the substrate 102 within the anode region 200 .
- the method of forming the Schottky diode 100 is highly compatible and readily incorporated into process flows that are used to form FinFET devices on other portions of the substrate 102 .
- at least the entire upper surface 104 R of the recessed fins 104 Z in the anode region 200 are used in the on-state of the device.
- the resistance to current flow in the anode region 300 is less than the resistance to current flow in the substrate contact region 400 and the cathode region 300 .
- FIG. 11 depicts an embodiment of the Schottky diode 100 that may be employed in high voltage applications, e.g., in applications where the voltage levels may be about 0.8-20 volts based upon current-day technology. Again, the following description is based upon the assumption that the Schottky diode 100 is an N-type device.
- a deep well region 160 is formed in the substrate 102 under the inner well region 114 and a counter-doped ring well 162 is formed below the isolation structure 110 within the inner well region 114 .
- the counter-doped ring well 162 extends down to the deep well region 160 .
- the deep well region 160 and the counter-doped ring well 162 may be formed at the same time as the inner well region 114 and the outer well region 112 .
- the dopant concentration, location of peak dopant concentration and the overall vertical depth of the deep well region 160 and the counter-doped ring well 162 may all vary depending upon the particular application.
- the deep well region 160 will be doped with the same dopant type as that of the inner well region 114 , and the deep well region 160 may have a greater or lesser concentration of dopant atoms than are present in the inner well region 114 .
- the formation of the counter-doped ring well 162 within the inner well region 114 creates an impediment to current flowing from the inner well region 114 to the outer well region 112 under the isolation structure 110 . This feature minimizes the side (or lateral) leakage currents by spreading out larger depletion width.
- the deep well region 160 will be doped with an N-type dopant (e.g., arsenic, phosphorous, etc.) and the counter-doped ring well 162 will be doped with a P-type dopant (e.g., boron, boron difluoride, etc.).
- an N-type dopant e.g., arsenic, phosphorous, etc.
- a P-type dopant e.g., boron, boron difluoride, etc.
- the deep well region 160 will be doped with a P-type dopant (e.g., boron, boron difluoride, etc.) and the counter-doped ring well 162 will be doped with an N-type dopant (e.g., arsenic, phosphorous, etc.).
- a P-type dopant e.g., boron, boron difluoride, etc.
- N-type dopant e.g., arsenic, phosphorous, etc.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Description
- The present disclosure generally relates to various novel embodiments of a fin-based Schottky diode for an integrated circuit (IC) product and various novel methods of making such a Schottky diode.
- A Schottky diode (sometimes referred to as a hot-carrier diode) is a semiconductor diode formed by the junction of a semiconductor material with a metal. Relative to standard silicon diodes, a Schottky diode has a very low forward voltage drop and a very fast switching action, characteristics that result in better system efficiencies in IC products using Schottky diodes. Schottky diodes are used in a wide variety of applications. For example, Schottky diodes may be employed in voltage clamping applications, in photovoltaic systems to prevent batteries from discharging through solar panels at night, in rectifiers in switched-mode power supplies and in diode-bridge based sample and hold circuits, etc. However, manufacturing Schottky diodes based upon FinFET technology and techniques has been problematic.
- The present disclosure is generally directed to various novel embodiments of a fin-based Schottky diode for an IC product and various novel methods of making such a Schottky diode.
- The following presents a simplified summary of the invention in order to provide a basic understanding of some aspects of the invention. This summary is not an exhaustive overview of the invention. It is not intended to identify key or critical elements of the invention or to delineate the scope of the invention. Its sole purpose is to present some concepts in a simplified form as a prelude to the more detailed description that is discussed later.
- The present disclosure is directed to various novel embodiments of a fin-based Schottky diode for an IC product and various novel methods of making such a Schottky diode. One illustrative Schottky diode disclosed herein includes a semiconductor substrate, an anode region and a cathode region. The anode region includes a plurality of first fins with a first vertical height formed in the anode region, wherein an upper surface of the semiconductor substrate is exposed within the anode region. The cathode region includes a plurality of second fins with a second vertical height that is greater than the first vertical height. The device also includes a conductive structure that contacts and engages at least an upper surface of the plurality of first fins in the anode region.
- Another illustrative Schottky diode disclosed herein includes a semiconductor substrate, an anode region and a cathode region. The anode region includes a plurality of first fins with a first vertical height and a first upper surface, wherein an upper surface of the semiconductor substrate is exposed within the anode region. The cathode region includes a plurality of second fins with a second vertical height and a second upper surface, wherein the second vertical height is greater than the first vertical height and wherein a lateral width of the first upper surface is greater than a lateral width of the second upper surface. The device also includes a substrate contact region comprising a plurality of third fins formed in the semiconductor substrate, an inner doped well region in the semiconductor substrate below the anode region and the cathode region, wherein the inner doped well region comprises dopant material of a first type, and a counter-doped outer well region in the substrate below the substrate contact region and around the inner doped well region, wherein the counter-doped outer well region comprises dopant material of a second type that is opposite the first type. The device also includes a conductive structure that conductively contacts at least an upper surface of the plurality of first fins in the anode region.
- One illustrative method for forming a Schottky diode includes forming a plurality of first fins in a semiconductor substrate in the anode region, forming a plurality of second fins in the semiconductor substrate in the cathode region, wherein the plurality of first fins and the plurality of second fins have substantially the same first vertical height, and forming at least one layer of insulating material above the plurality of first fins and the plurality of second fins and above the semiconductor substrate. In this example, the method also includes performing at least one etching process to remove the at least one layer of insulating material in the anode region and to recess the plurality of first fins, wherein the etching process exposes an upper surface of the semiconductor substrate within the anode region and wherein the recessed plurality of first fins have a recessed height that is less than the first vertical height of the plurality of second fins, and forming a conductive structure that contacts and engages at least an upper surface of the recessed plurality of first fins in the anode region.
- The disclosure may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify like elements, and in which:
-
FIGS. 1-11 depict various novel embodiments of a fin-based Schottky diode for an IC product and various novel methods of making such a Schottky diode. - While the subject matter disclosed herein is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.
- Various illustrative embodiments of the invention are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure.
- The present subject matter will now be described with reference to the attached figures. Various structures, systems and devices are schematically depicted in the drawings for purposes of explanation only and so as to not obscure the present disclosure with details that are well known to those skilled in the art. Nevertheless, the attached drawings are included to describe and explain illustrative examples of the present disclosure. The words and phrases used herein should be understood and interpreted to have a meaning consistent with the understanding of those words and phrases by those skilled in the relevant art. No special definition of a term or phrase, i.e., a definition that is different from the ordinary and customary meaning as understood by those skilled in the art, is intended to be implied by consistent usage of the term or phrase herein. To the extent that a term or phrase is intended to have a special meaning, i.e., a meaning other than that understood by skilled artisans, such a special definition will be expressly set forth in the specification in a definitional manner that directly and unequivocally provides the special definition for the term or phrase. As will be readily apparent to those skilled in the art upon a complete reading of the present application, the presently disclosed method may be applicable to a variety of products, including, but not limited to, logic products, memory products, etc. With reference to the attached figures, various illustrative embodiments of the methods and devices disclosed herein will now be described in more detail.
- The various components, structures and layers of material depicted herein may be formed using a variety of different materials and by performing a variety of known process operations, e.g., chemical vapor deposition (CVD), atomic layer deposition (ALD), a thermal growth process, spin-coating techniques, etc. The thicknesses of these various layers of material may also vary depending upon the particular application. However, as noted above, the various inventions disclosed herein should not be considered to be limited to the particular examples shown in the attached drawings and described below.
-
FIGS. 1-11 depict various novel embodiments of a fin-based Schottkydiode 100 and various novel methods of making such a Schottkydiode 100.FIG. 1 is a plan view of one illustrative embodiment of a Schottkydiode 100 disclosed herein. The Schottkydiode 100 may be formed on asemiconductor substrate 102. Thesubstrate 102 may have a variety of configurations, such as the depicted bulk silicon configuration. Thesubstrate 102 may also have a semiconductor-on-insulator (SOI) configuration that includes a bulk semiconductor layer, a buried insulation layer and an active semiconductor layer positioned on the buried insulation layer, wherein semiconductor devices are formed in and above the active layer. Thesubstrate 102 may be made of silicon or it may be made of materials other than silicon. Thus, the terms “substrate” or “semiconductor substrate” should be understood to cover all semiconducting materials and all forms of such materials. Additionally, various doped regions, e.g., halo implant regions, well regions and the like, are not depicted in the attached drawings. - With reference to
FIG. 1 , the Schottkydiode 100 generally comprises ananode region 200, acathode region 300 and asubstrate contact region 400. Also depicted inFIG. 1 are a plurality of ring-like isolation structures substrate 102. In the depicted example, theisolation structure 108 isolates theanode region 200 from thecathode region 300, theisolation structure 110 isolates thecathode region 300 from thesubstrate contact region 400 and theisolation structure 116 isolates thesubstrate contact region 400 from other devices (not shown) that are formed on thesubstrate 102. The physical size, e.g., area and configuration (when viewed from above), of theanode region 200, thecathode region 300, thesubstrate contact region 400 and theisolation structures FIG. 1 , theanode region 200 is depicted as having a substantially square configuration but that may not be the case in all applications. - The attached drawings include various cross-sectional views of the illustrative embodiment of the Schottky
diode 100 disclosed herein.FIG. 1 depicts the location where the cross-sectional view (“X-X”) of the Schottkydiode 100 shown in some of the attached drawings is taken. Theisolation structure 116 is not depicted in the cross-sectional views so as to simplify the drawings. The drawings are not to scale. - In one illustrative process flow, as shown in
FIG. 2 , the formation of the Schottkydiode 100 begins with the formation of aninner well region 114 and a counter-dopedouter well region 112 in thesubstrate 102 by performing traditional masking and ion implantation processes known to those skilled in the art. The dopant concentration, location of peak dopant concentration and the overall vertical depth of theinner well region 114 and the counter-dopedouter well region 112 may all vary depending upon the particular application. - As will be appreciated by those skilled in the art after a complete reading of the present application, the Schottky diodes disclosed herein may be an N-type device or a P-type device. An IC product may contain both N-type and P-
type Schottky diodes 100. In the case where theSchottky diode 100 is an N-type device, thesubstrate 102 may be doped with a P-type dopant (e.g., boron, boron difluoride, etc.), theinner well region 114 will be doped with an N-type dopant (e.g., arsenic, phosphorous, etc.), and the counter-dopedouter well region 112 will be doped with a P-type dopant (e.g., boron, boron difluoride, etc.). Note that the counter-dopedouter well region 112 is counter-doped with respect to theinner well region 114. However, the counter-dopedouter well region 112 is doped with the same dopant type (in this example P-type) as that of thesubstrate 102. Additionally, theinner well region 114 is counter-doped with respect to the doping of thesubstrate 102. In some cases, thebasic semiconductor substrate 102 may be very lightly doped (e.g., 1e12 atoms/cm2) prior to the formation of theinner well region 114 and the counter-dopedouter well region 112 therein. In the case where theSchottky diode 100 is a P-type device, the dopants used in the various regions would be opposite to that described above. More specifically, when theSchottky diode 100 is a P-type device thesubstrate 102 may be doped with an N-type dopant (e.g., arsenic, phosphorous, etc.), theinner well region 114 will be doped with a P-type dopant (e.g., boron, boron difluoride, etc.) and the counter-dopedouter well region 112 will be doped with an N-type dopant (e.g., arsenic, phosphorous, etc.). - With continued reference to
FIG. 2 , after theinner well region 114 and the counter-dopedouter well region 112 were formed in thesubstrate 102, a plurality offins substrate 102 by performing known masking and etching techniques. More specifically, thefins 104 were formed in thesubstrate 102 by performing one or more etching processes, e.g., anisotropic etching processes, through a patterned fin-formation etch mask (not shown) to form a plurality of fin-formation trenches 106 in thesubstrate 102 and thereby define the plurality offins 104. At this point in the process flow, each of thefins 104 has anupper surface 104A. Thefins 104 may be formed with any desired fin pitch, and the fin pitch in each of theanode region 200, thecathode region 300, and thesubstrate contact region 400 may or may not be the same. Thefins 104 may be formed with any desired vertical height. - In the example shown in the simplistic cross-sectional views herein, the
anode region 200 comprises threeillustrative fins 104Z, thecathode region 300 comprises fourillustrative fins 104Y, and thesubstrate contact region 400 comprises sixillustrative fins 104X. Of course, in practice, each of theanode region 200, thecathode region 300, and thesubstrate contact region 400 may comprise any number offins 104 and the number offins 104 in each of theanode region 200, thecathode region 300 and thesubstrate contact region 400 may be different. -
FIG. 3 is a simplistic plan view of theSchottky diode 100 after the formation of the fins 104 (depicted as dark lines) in theanode region 200, thecathode region 300 and thesubstrate contact region 400 using a much smaller scale for the width of thefins 104. The number offins 104 shown inFIG. 3 in each of theanode region 200, thecathode region 300 and thesubstrate contact region 400 does not agree with the number offins 104 shown in the cross-sectional views (e.g.,FIG. 2 ) of theSchottky diode 100 herein. Moreover, no attempt has been made inFIG. 3 to show theinner well region 114 and the counter-dopedouter well region 112 formed in thesubstrate 102. Theisolation structures FIG. 3 . - Returning to
FIG. 2 , after formation of thefins 104, a patterned etch mask (not shown), e.g., a patterned layer of photoresist was formed above thesubstrate 102. This patterned etch mask exposes portions of thesubstrate 102 where it is desired to form theisolation structures trenches 115 in thesubstrate 102 where theisolation structures Schottky diode 100 so as to overfill the spaces between thefins 104 and to fill thetrenches 115. Next, a CMP and or etch-back process operation was performed to planarize the upper surface of the HDP oxide layer. In some cases, this planarization process also removes the patterned fin-formation etch mask (not shown) and thereby exposes theupper surface 104A of thefins 104. Thereafter, a timed, recess etching process was performed to remove portions of the HDP oxide layer until such time as the HDP oxide material remains only in thetrenches 115 thereby forming theisolation structures -
FIG. 4 depicts theSchottky diode 100 after several process operations were performed. First, a layer of insulatingmaterial 118 was formed so as to over-fill thetrenches 106 between thefins 104. The layer of insulatingmaterial 118 may be comprised of a variety of materials, for example, a TEOS-based silicon dioxide, a HARP oxide, a flowable oxide, a low-k material, etc., and it may be formed to any desired thickness. Next, another layer of insulatingmaterial 120 was formed on the layer of insulatingmaterial 118. The layer of insulatingmaterial 120 may be comprised of a variety of materials, for example, silicon dioxide, and it may be formed to any desired thickness (e.g., 10-100 nm). In one illustrative example, the layer of insulatingmaterial 120 may be relatively thin, e.g., 15-25 nm. Thereafter, another layer of insulatingmaterial 122 was formed on the layer of insulatingmaterial 120. The layer of insulating material 22 may be comprised of a variety of materials, for example, silicon nitride, and it may be formed to any desired thickness. In one illustrative example, the layer of insulatingmaterial 122 may be relatively thin, e.g., 25-35 nm. -
FIG. 5 depicts theSchottky diode 100 after several process operations were performed. First, a patterned etch mask (not shown), e.g. a patterned layer of photoresist, was formed above the layer of insulatingmaterial 122. This patterned etch mask contains an opening that corresponds to the size and location of theanode region 200. Thereafter, one or more etching processes were performed to remove portions of the layers of insulatingmaterial anode region 200, thereby forming anopening 124 that exposes thefins 104Z in theanode region 200. The patterned etch mask may not remain in position or intact throughout the removal of all of the layers of insulatingmaterial isolations structure 108 may not be substantially attacked during the removal of the layer of insulatingmaterial 118, e.g., when the layer of insulatingmaterial 118 is a TEOS-based oxide, and theisolation structure 108 comprises an HDP oxide. - Also note that, during the etching of the layer of insulating
material 118, a portion of the initial vertical height of thefins 104Z in the anode region will be consumed, i.e., thefins 104Z will be recessed. As a result, at the completion of all of the etching processes, the recessedfins 104Z have a recessedupper surface 104R and the recessedfins 104Z are shorter than thefins 104X in thesubstrate contact region 400 and thefins 104Y in thecathode region 300. In one illustrative example, about 30-50 nm of the original height of thefins 104Z may be removed when thefins 104Z are recessed. All of thefins 104 have an axial length (or long axis), i.e., they extend into and out of the plane of the drawing page inFIG. 5 . Thedouble arrow 117 inFIG. 5 indicates a direction that is transverse to the long axis of thefins 104. It should also be noted that the width (in the direction 117) of the recessedupper surface 104R of the recessedfins 104Z in theanode region 200 is greater than the width of the originalupper surface 104A of thefins 104. In one illustrative example, the width of the recessedupper surface 104R may be about 10-20 nm wider than the originalupper surface 104A of thefins 104. If not previously removed, the patterned etch mask was then removed. -
FIG. 6 depicts theSchottky diode 100 after several process operations were performed. First, a maskingmaterial 126, e.g., OPL, was formed so at to overfill theopening 124 and thereby cover theanode region 200. Next, one or more CMP and or etch-back processes were performed to remove portions of the maskingmaterial 126 positioned outside of theopening 124 and to remove the layers of insulatingmaterial -
FIG. 7 depicts theSchottky diode 100 after several process operations were performed. First, a patterned etch mask (not shown), e.g., a patterned layer of photoresist, was formed above the layer of insulatingmaterial 118. Thereafter, an etching process was performed to form anopening 128 in the layer of insulatingmaterial 118 that exposes portions of thefins 104X in thesubstrate contact region 400. As noted above, in the illustrative example depicted herein, thefins 104X in thesubstrate contact region 400 contain P-type dopant since thefins 104X were formed in the P-doped counter-dopedouter well region 112. Accordingly, after thefins 104X were exposed, a P+ ion implantation process was performed to form a P+ implant region in at least a portion of the vertical height of thefins 104X. No attempt has been made to show this P+ implant region in thefins 104X. In one illustrative embodiment, the P+ region may extend for substantially the entire height of thefins 104X, i.e., from theupper surface 104A (seeFIG. 6 ) to the bottom of the fin-formation trenches 106. Thereafter, an illustrative diamond-shaped region of P+ dopedepitaxial semiconductor material 130 was formed on thefins 104X in thesubstrate contact region 400 by performing known epitaxial growth processing operations. The P+ dopedepitaxial semiconductor material 130 may be comprised of a variety of different materials, e.g., silicon germanium. -
FIG. 8 depicts theSchottky diode 100 after several process operations were performed. First, a maskingmaterial 132, e.g., OPL, was formed so as to overfill theopening 128 and thereby cover thesubstrate contact region 400. Next, one or more CMP processes were performed to remove portions of the maskingmaterial 132 positioned outside of theopening 128. Next, a patterned etch mask (not shown), e.g., a patterned layer of photoresist, was formed above the layer of insulatingmaterial 118. Thereafter, an etching process was performed to form anopening 134 in the layer of insulatingmaterial 118 that exposes portions of thefins 104Y in thecathode region 300. As noted above, in the illustrative example depicted herein, thefins 104Y in thecathode region 300 contain N-type dopant since thefins 104Y were formed in the N-dopedinner well region 114. Accordingly, after thefins 104Y were exposed, an N+ ion implantation process was performed to form an N+ implant region in at least a portion of the vertical height of thefins 104Y. No attempt has been made to show this N+ implant region in thefins 104Y. In one illustrative embodiment, the N+ region may extend for substantially the entire height of thefins 104Y, i.e., from theupper surface 104A (seeFIG. 6 ) to the bottom of the fin-formation trenches 106. Thereafter, an illustrative diamond-shaped region of N+ dopedepitaxial semiconductor material 136 was formed on thefins 104Y in thecathode region 300 by performing known epitaxial growth processing operations. The N+ dopedepitaxial semiconductor material 136 may be comprised of a variety of different materials, e.g., silicon. Note that, in the illustrative process flow described above in connection withFIGS. 7 and 8 , thefins 104X in thesubstrate contact region 400 were processed before thefins 104Y in thecathode region 300. However, if desired, the order of processing could be reversed. -
FIG. 9 depicts the product after the maskingmaterials fins 104Z in theanode region 200 and theupper surface 102A of thesubstrate 102 in theanode region 200. Note that thesurface 102A (at the bottom of the fin formation trenches 106) is being referred to as the upper surface of thesubstrate 102 even though thefins 104 are formed in the substrate. At this point, a cleaning etch process may be performed to remove all unwanted materials, e.g., native oxides, from the exposed portions of thefins 104 and from theupper surface 102A of the substrate in theanode region 200. -
FIG. 10 depicts theSchottky diode 100 after several process operations were performed. First,conductive structures openings conductive structures substrate 102. - The conductive structures 140 may be formed by depositing the conductive material(s) of the contact structures 140 in the
openings material 118. At that point, one or more openings (not shown) may be formed in each of the cap layers 150 so that a conductive contact structure (not shown) may be formed to conductively contact each of the conductive structures 140. - As will be recognized by those skilled in the art, a
Schottky diode 100 is formed in theanode region 200 by the engagement of theconductive structure 140C with at least the recessedupper surface 104R of the recessedfins 104Z (made of semiconductor material). In the depicted example, the wider recessedupper surface 104R of the recessedfins 104Z provides sufficient contact area for the formation of the Schottky diode. In some cases, theconductive structure 140C may also engage at least a portion of the sidewall surfaces 104S of the recessedfins 104Z and perhaps a portion of theupper surface 102A of thesemiconductor substrate 102. In the depicted example, theconductive structure 140C engages substantially all of theupper surface 104R of the recessedfins 104Z, substantially the entirety of the sidewalls 104S of the recessedfins 104Z and substantially the entireupper surface 102A of thesubstrate 102 within theanode region 200. Moreover, the method of forming theSchottky diode 100 is highly compatible and readily incorporated into process flows that are used to form FinFET devices on other portions of thesubstrate 102. In one illustrative example, during operation of theSchottky diode 100, at least the entireupper surface 104R of the recessedfins 104Z in theanode region 200 are used in the on-state of the device. Also, due to the wider width of theupper surface 104R of the recessedfins 104Z as compared to the width of theupper surface 104A of thefins substrate contact region 400 and thecathode region 300, respectively, the resistance to current flow in theanode region 300 is less than the resistance to current flow in thesubstrate contact region 400 and thecathode region 300. -
FIG. 11 depicts an embodiment of theSchottky diode 100 that may be employed in high voltage applications, e.g., in applications where the voltage levels may be about 0.8-20 volts based upon current-day technology. Again, the following description is based upon the assumption that theSchottky diode 100 is an N-type device. In this embodiment, adeep well region 160 is formed in thesubstrate 102 under theinner well region 114 and a counter-doped ring well 162 is formed below theisolation structure 110 within theinner well region 114. The counter-doped ring well 162 extends down to thedeep well region 160. - The
deep well region 160 and the counter-doped ring well 162 may be formed at the same time as theinner well region 114 and theouter well region 112. The dopant concentration, location of peak dopant concentration and the overall vertical depth of thedeep well region 160 and the counter-doped ring well 162 may all vary depending upon the particular application. In general, thedeep well region 160 will be doped with the same dopant type as that of theinner well region 114, and thedeep well region 160 may have a greater or lesser concentration of dopant atoms than are present in theinner well region 114. The formation of the counter-doped ring well 162 within theinner well region 114 creates an impediment to current flowing from theinner well region 114 to theouter well region 112 under theisolation structure 110. This feature minimizes the side (or lateral) leakage currents by spreading out larger depletion width. - In the case where the
Schottky diode 100 is an N-type device, thedeep well region 160 will be doped with an N-type dopant (e.g., arsenic, phosphorous, etc.) and the counter-doped ring well 162 will be doped with a P-type dopant (e.g., boron, boron difluoride, etc.). In the case where theSchottky diode 100 is a P-type device, thedeep well region 160 will be doped with a P-type dopant (e.g., boron, boron difluoride, etc.) and the counter-doped ring well 162 will be doped with an N-type dopant (e.g., arsenic, phosphorous, etc.). - The particular embodiments disclosed above are illustrative only, as the invention may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. For example, the process steps set forth above may be performed in a different order. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the invention. Note that the use of terms, such as “first,” “second,” “third” or “fourth” to describe various processes or structures in this specification and in the attached claims is only used as a shorthand reference to such steps/structures and does not necessarily imply that such steps/structures are performed/formed in that ordered sequence. Of course, depending upon the exact claim language, an ordered sequence of such processes may or may not be required. Accordingly, the protection sought herein is as set forth in the claims below.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/704,002 US11462648B2 (en) | 2019-12-05 | 2019-12-05 | Fin-based Schottky diode for integrated circuit (IC) products and methods of making such a Schottky diode |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/704,002 US11462648B2 (en) | 2019-12-05 | 2019-12-05 | Fin-based Schottky diode for integrated circuit (IC) products and methods of making such a Schottky diode |
Publications (2)
Publication Number | Publication Date |
---|---|
US20210175370A1 true US20210175370A1 (en) | 2021-06-10 |
US11462648B2 US11462648B2 (en) | 2022-10-04 |
Family
ID=76209014
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/704,002 Active 2039-12-10 US11462648B2 (en) | 2019-12-05 | 2019-12-05 | Fin-based Schottky diode for integrated circuit (IC) products and methods of making such a Schottky diode |
Country Status (1)
Country | Link |
---|---|
US (1) | US11462648B2 (en) |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6426541B2 (en) | 2000-07-20 | 2002-07-30 | Apd Semiconductor, Inc. | Schottky diode having increased forward current with improved reverse bias characteristics and method of fabrication |
JP4209432B2 (en) | 2006-06-12 | 2009-01-14 | Necエレクトロニクス株式会社 | ESD protection device |
KR100763848B1 (en) | 2006-07-05 | 2007-10-05 | 삼성전자주식회사 | Schottky diode and method for fabricating the same |
JP2008182054A (en) | 2007-01-25 | 2008-08-07 | Toshiba Corp | Semiconductor device |
US8324705B2 (en) | 2008-05-27 | 2012-12-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Schottky diodes having low-voltage and high-concentration rings |
US8680587B2 (en) | 2011-09-11 | 2014-03-25 | Cree, Inc. | Schottky diode |
CN106920776B (en) * | 2015-12-25 | 2019-12-03 | 中芯国际集成电路制造(上海)有限公司 | The forming method of fin transistor |
US9793262B1 (en) * | 2016-04-27 | 2017-10-17 | Globalfoundries Inc. | Fin diode with increased junction area |
CN113257921B (en) * | 2017-07-03 | 2023-06-13 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure |
US11004849B2 (en) * | 2019-03-06 | 2021-05-11 | Analog Devices, Inc. | Distributed electrical overstress protection for large density and high data rate communication applications |
-
2019
- 2019-12-05 US US16/704,002 patent/US11462648B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US11462648B2 (en) | 2022-10-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9847391B1 (en) | Stacked nanosheet field-effect transistor with diode isolation | |
US10396070B2 (en) | Fin-shaped field effect transistor and capacitor structures | |
CN106098775B (en) | Semiconductor device with a plurality of transistors | |
US8610241B1 (en) | Homo-junction diode structures using fin field effect transistor processing | |
US20110312145A1 (en) | Source and drain feature profile for improving device performance and method of manufacturing same | |
US11616064B2 (en) | Semiconductor structure | |
US20180204950A1 (en) | Vertical transistors with improved top source/drain junctions | |
CN113257921B (en) | Semiconductor structure | |
US8518811B2 (en) | Schottky diodes having metal gate electrodes and methods of formation thereof | |
US9947649B1 (en) | Large area electrostatic dischage for vertical transistor structures | |
US11114431B2 (en) | Electrostatic discharge protection device | |
CN104241135A (en) | Dielectric liner added after contact etch before silicide formation | |
US11264285B2 (en) | Method for forming film stacks with multiple planes of transistors having different transistor architectures | |
US10332983B1 (en) | Vertical field-effect transistors including uniform gate lengths | |
US10367058B2 (en) | Channel stop imp for the FinFET device | |
US20160149027A1 (en) | Asymmetrical finfet structure and method of manufacturing same | |
CN112310081A (en) | Semiconductor memory structure and preparation method thereof | |
US20230352589A1 (en) | Source/drain regions of finfet devices and methods of forming same | |
CN106816464B (en) | Method for manufacturing semiconductor device | |
US9379019B2 (en) | Methods of manufacturing a semiconductor device | |
US7517742B2 (en) | Area diode formation in SOI application | |
CN108922888B (en) | Terminal structure of power device and manufacturing method thereof | |
US11462648B2 (en) | Fin-based Schottky diode for integrated circuit (IC) products and methods of making such a Schottky diode | |
US10276560B2 (en) | Passive device structure and methods of making thereof | |
US10396174B2 (en) | STI-diode structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SINGH, JAGAR;SAMAVEDAM, SRIKANTH BALAJI;SIGNING DATES FROM 20191101 TO 20191205;REEL/FRAME:051187/0464 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |