US20210163859A1 - Semiconductor Device Cleaning Solution, Method of Use, and Method of Manufacture - Google Patents
Semiconductor Device Cleaning Solution, Method of Use, and Method of Manufacture Download PDFInfo
- Publication number
- US20210163859A1 US20210163859A1 US17/172,939 US202117172939A US2021163859A1 US 20210163859 A1 US20210163859 A1 US 20210163859A1 US 202117172939 A US202117172939 A US 202117172939A US 2021163859 A1 US2021163859 A1 US 2021163859A1
- Authority
- US
- United States
- Prior art keywords
- inhibitor
- conductive material
- cleaning solution
- molecules
- cyclodextrin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 150
- 238000004140 cleaning Methods 0.000 title claims abstract description 90
- 239000004065 semiconductor Substances 0.000 title claims abstract description 35
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 7
- 230000002209 hydrophobic effect Effects 0.000 claims abstract description 9
- 230000008569 process Effects 0.000 claims description 102
- 239000004020 conductor Substances 0.000 claims description 83
- 239000003112 inhibitor Substances 0.000 claims description 80
- 239000010410 layer Substances 0.000 claims description 56
- 239000007788 liquid Substances 0.000 claims description 39
- 238000005498 polishing Methods 0.000 claims description 37
- 239000002738 chelating agent Substances 0.000 claims description 33
- 238000001035 drying Methods 0.000 claims description 27
- 125000006850 spacer group Chemical group 0.000 claims description 27
- 229920000858 Cyclodextrin Polymers 0.000 claims description 24
- 239000000126 substance Substances 0.000 claims description 22
- KFZMGEQAYNKOFK-UHFFFAOYSA-N Isopropanol Chemical compound CC(C)O KFZMGEQAYNKOFK-UHFFFAOYSA-N 0.000 claims description 15
- 239000008393 encapsulating agent Substances 0.000 claims description 9
- 229920001450 Alpha-Cyclodextrin Polymers 0.000 claims description 8
- 239000001116 FEMA 4028 Substances 0.000 claims description 8
- HFHDHCJBZVLPGP-RWMJIURBSA-N alpha-cyclodextrin Chemical compound OC[C@H]([C@H]([C@@H]([C@H]1O)O)O[C@H]2O[C@@H]([C@@H](O[C@H]3O[C@H](CO)[C@H]([C@@H]([C@H]3O)O)O[C@H]3O[C@H](CO)[C@H]([C@@H]([C@H]3O)O)O[C@H]3O[C@H](CO)[C@H]([C@@H]([C@H]3O)O)O3)[C@H](O)[C@H]2O)CO)O[C@@H]1O[C@H]1[C@H](O)[C@@H](O)[C@@H]3O[C@@H]1CO HFHDHCJBZVLPGP-RWMJIURBSA-N 0.000 claims description 8
- 229940043377 alpha-cyclodextrin Drugs 0.000 claims description 8
- WHGYBXFWUBPSRW-FOUAGVGXSA-N beta-cyclodextrin Chemical compound OC[C@H]([C@H]([C@@H]([C@H]1O)O)O[C@H]2O[C@@H]([C@@H](O[C@H]3O[C@H](CO)[C@H]([C@@H]([C@H]3O)O)O[C@H]3O[C@H](CO)[C@H]([C@@H]([C@H]3O)O)O[C@H]3O[C@H](CO)[C@H]([C@@H]([C@H]3O)O)O[C@H]3O[C@H](CO)[C@H]([C@@H]([C@H]3O)O)O3)[C@H](O)[C@H]2O)CO)O[C@@H]1O[C@H]1[C@H](O)[C@@H](O)[C@@H]3O[C@@H]1CO WHGYBXFWUBPSRW-FOUAGVGXSA-N 0.000 claims description 8
- 235000011175 beta-cyclodextrine Nutrition 0.000 claims description 8
- 229960004853 betadex Drugs 0.000 claims description 8
- GDSRMADSINPKSL-HSEONFRVSA-N gamma-cyclodextrin Chemical compound OC[C@H]([C@H]([C@@H]([C@H]1O)O)O[C@H]2O[C@@H]([C@@H](O[C@H]3O[C@H](CO)[C@H]([C@@H]([C@H]3O)O)O[C@H]3O[C@H](CO)[C@H]([C@@H]([C@H]3O)O)O[C@H]3O[C@H](CO)[C@H]([C@@H]([C@H]3O)O)O[C@H]3O[C@H](CO)[C@H]([C@@H]([C@H]3O)O)O[C@H]3O[C@H](CO)[C@H]([C@@H]([C@H]3O)O)O3)[C@H](O)[C@H]2O)CO)O[C@@H]1O[C@H]1[C@H](O)[C@@H](O)[C@@H]3O[C@@H]1CO GDSRMADSINPKSL-HSEONFRVSA-N 0.000 claims description 8
- 229940080345 gamma-cyclodextrin Drugs 0.000 claims description 8
- HFHDHCJBZVLPGP-UHFFFAOYSA-N schardinger α-dextrin Chemical compound O1C(C(C2O)O)C(CO)OC2OC(C(C2O)O)C(CO)OC2OC(C(C2O)O)C(CO)OC2OC(C(O)C2O)C(CO)OC2OC(C(C2O)O)C(CO)OC2OC2C(O)C(O)C1OC2CO HFHDHCJBZVLPGP-UHFFFAOYSA-N 0.000 claims description 7
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims description 6
- JUJWROOIHBZHMG-UHFFFAOYSA-N Pyridine Chemical compound C1=CC=NC=C1 JUJWROOIHBZHMG-UHFFFAOYSA-N 0.000 claims description 4
- 229910017052 cobalt Inorganic materials 0.000 claims description 4
- 239000010941 cobalt Substances 0.000 claims description 4
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 claims description 4
- 150000002148 esters Chemical class 0.000 claims description 4
- QRUDEWIWKLJBPS-UHFFFAOYSA-N benzotriazole Chemical compound C1=CC=C2N[N][N]C2=C1 QRUDEWIWKLJBPS-UHFFFAOYSA-N 0.000 claims description 2
- 239000012964 benzotriazole Substances 0.000 claims description 2
- HNDVDQJCIGZPNO-UHFFFAOYSA-N histidine Natural products OC(=O)C(N)CC1=CN=CN1 HNDVDQJCIGZPNO-UHFFFAOYSA-N 0.000 claims description 2
- 239000011229 interlayer Substances 0.000 claims description 2
- UMJSCPRVCHMLSP-UHFFFAOYSA-N pyridine Natural products COC1=CC=CN=C1 UMJSCPRVCHMLSP-UHFFFAOYSA-N 0.000 claims description 2
- MSBXTPRURXJCPF-DQWIULQBSA-N cucurbit[6]uril Chemical compound N1([C@@H]2[C@@H]3N(C1=O)CN1[C@@H]4[C@@H]5N(C1=O)CN1[C@@H]6[C@@H]7N(C1=O)CN1[C@@H]8[C@@H]9N(C1=O)CN([C@H]1N(C%10=O)CN9C(=O)N8CN7C(=O)N6CN5C(=O)N4CN3C(=O)N2C2)C3=O)CN4C(=O)N5[C@@H]6[C@H]4N2C(=O)N6CN%10[C@H]1N3C5 MSBXTPRURXJCPF-DQWIULQBSA-N 0.000 claims 1
- 239000000463 material Substances 0.000 abstract description 44
- 239000000758 substrate Substances 0.000 description 75
- 239000003989 dielectric material Substances 0.000 description 32
- 239000007769 metal material Substances 0.000 description 24
- 238000005229 chemical vapour deposition Methods 0.000 description 16
- 230000015572 biosynthetic process Effects 0.000 description 15
- 239000002002 slurry Substances 0.000 description 15
- 239000004094 surface-active agent Substances 0.000 description 15
- 229910052751 metal Inorganic materials 0.000 description 13
- 239000002184 metal Substances 0.000 description 13
- -1 SiOC Chemical compound 0.000 description 11
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 11
- 238000002955 isolation Methods 0.000 description 10
- 239000002904 solvent Substances 0.000 description 10
- 238000000151 deposition Methods 0.000 description 9
- 230000000873 masking effect Effects 0.000 description 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 8
- ULUAUXLGCMPNKK-UHFFFAOYSA-N Sulfobutanedioic acid Chemical class OC(=O)CC(C(O)=O)S(O)(=O)=O ULUAUXLGCMPNKK-UHFFFAOYSA-N 0.000 description 8
- 150000001298 alcohols Chemical class 0.000 description 8
- 238000005137 deposition process Methods 0.000 description 8
- 239000002019 doping agent Substances 0.000 description 8
- 238000005530 etching Methods 0.000 description 8
- 239000000376 reactant Substances 0.000 description 8
- 229910052710 silicon Inorganic materials 0.000 description 8
- 239000010703 silicon Substances 0.000 description 8
- 150000001412 amines Chemical class 0.000 description 7
- 238000004544 sputter deposition Methods 0.000 description 7
- 239000010936 titanium Substances 0.000 description 7
- 229910052726 zirconium Inorganic materials 0.000 description 7
- 229910010037 TiAlN Inorganic materials 0.000 description 6
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 6
- 229910052814 silicon oxide Inorganic materials 0.000 description 6
- 229910052718 tin Inorganic materials 0.000 description 6
- ITWBWJFEJCHKSN-UHFFFAOYSA-N 1,4,7-triazonane Chemical compound C1CNCCNCCN1 ITWBWJFEJCHKSN-UHFFFAOYSA-N 0.000 description 5
- 229910004200 TaSiN Inorganic materials 0.000 description 5
- 238000000231 atomic layer deposition Methods 0.000 description 5
- 150000002500 ions Chemical class 0.000 description 5
- 229910052748 manganese Inorganic materials 0.000 description 5
- 238000000059 patterning Methods 0.000 description 5
- LFQSCWFLJHTTHZ-UHFFFAOYSA-N Ethanol Chemical compound CCO LFQSCWFLJHTTHZ-UHFFFAOYSA-N 0.000 description 4
- 229910004166 TaN Inorganic materials 0.000 description 4
- 239000002253 acid Substances 0.000 description 4
- 150000007513 acids Chemical class 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 4
- 150000001408 amides Chemical class 0.000 description 4
- 238000001312 dry etching Methods 0.000 description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N nickel Substances [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 4
- 229940096992 potassium oleate Drugs 0.000 description 4
- MLICVSDCCDDWMD-KVVVOXFISA-M potassium;(z)-octadec-9-enoate Chemical compound [K+].CCCCCCCC\C=C/CCCCCCCC([O-])=O MLICVSDCCDDWMD-KVVVOXFISA-M 0.000 description 4
- 235000019260 propionic acid Nutrition 0.000 description 4
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 4
- 229910010271 silicon carbide Inorganic materials 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- 150000003871 sulfonates Chemical class 0.000 description 4
- 150000003467 sulfuric acid derivatives Chemical class 0.000 description 4
- 229910052721 tungsten Inorganic materials 0.000 description 4
- 238000001039 wet etching Methods 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 239000008367 deionised water Substances 0.000 description 3
- 229910021641 deionized water Inorganic materials 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 230000005669 field effect Effects 0.000 description 3
- 238000000227 grinding Methods 0.000 description 3
- 239000007943 implant Substances 0.000 description 3
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 3
- 150000002739 metals Chemical class 0.000 description 3
- 229910052759 nickel Inorganic materials 0.000 description 3
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 3
- 230000000704 physical effect Effects 0.000 description 3
- 238000001020 plasma etching Methods 0.000 description 3
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Substances [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- 231100000331 toxic Toxicity 0.000 description 3
- 230000002588 toxic effect Effects 0.000 description 3
- 229910016570 AlCu Inorganic materials 0.000 description 2
- PAYRUJLWNCNPSJ-UHFFFAOYSA-N Aniline Chemical compound NC1=CC=CC=C1 PAYRUJLWNCNPSJ-UHFFFAOYSA-N 0.000 description 2
- DHMQDGOQFOQNFH-UHFFFAOYSA-N Glycine Chemical compound NCC(O)=O DHMQDGOQFOQNFH-UHFFFAOYSA-N 0.000 description 2
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 2
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- 229920002125 Sokalan® Polymers 0.000 description 2
- 229910010038 TiAl Inorganic materials 0.000 description 2
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 2
- 150000004645 aluminates Chemical class 0.000 description 2
- ROOXNKNUYICQNP-UHFFFAOYSA-N ammonium persulfate Chemical compound [NH4+].[NH4+].[O-]S(=O)(=O)OOS([O-])(=O)=O ROOXNKNUYICQNP-UHFFFAOYSA-N 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 239000005380 borophosphosilicate glass Substances 0.000 description 2
- 239000005388 borosilicate glass Substances 0.000 description 2
- 239000002131 composite material Substances 0.000 description 2
- 238000005260 corrosion Methods 0.000 description 2
- 230000007797 corrosion Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 229910052914 metal silicate Inorganic materials 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 229930014626 natural product Natural products 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- KHIWWQKSHDUIBK-UHFFFAOYSA-N periodic acid Chemical compound OI(=O)(=O)=O KHIWWQKSHDUIBK-UHFFFAOYSA-N 0.000 description 2
- 239000005360 phosphosilicate glass Substances 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 229910052697 platinum Inorganic materials 0.000 description 2
- 239000004584 polyacrylic acid Substances 0.000 description 2
- 229920000642 polymer Polymers 0.000 description 2
- 229920002635 polyurethane Polymers 0.000 description 2
- 239000004814 polyurethane Substances 0.000 description 2
- 239000005368 silicate glass Substances 0.000 description 2
- 229910021332 silicide Inorganic materials 0.000 description 2
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 2
- 159000000000 sodium salts Chemical class 0.000 description 2
- 229910003468 tantalcarbide Inorganic materials 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 229910000314 transition metal oxide Inorganic materials 0.000 description 2
- 229910000326 transition metal silicate Inorganic materials 0.000 description 2
- 229910001928 zirconium oxide Inorganic materials 0.000 description 2
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 description 2
- KJUGUADJHNHALS-UHFFFAOYSA-N 1H-tetrazole Substances C=1N=NNN=1 KJUGUADJHNHALS-UHFFFAOYSA-N 0.000 description 1
- 229910002704 AlGaN Inorganic materials 0.000 description 1
- 229910000980 Aluminium gallium arsenide Inorganic materials 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 229910019001 CoSi Inorganic materials 0.000 description 1
- 229910052691 Erbium Inorganic materials 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 1
- 239000004471 Glycine Substances 0.000 description 1
- 229910004129 HfSiO Inorganic materials 0.000 description 1
- AVXURJPOCDRRFD-UHFFFAOYSA-N Hydroxylamine Chemical compound ON AVXURJPOCDRRFD-UHFFFAOYSA-N 0.000 description 1
- 229910000673 Indium arsenide Inorganic materials 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- CKLJMWTZIZZHCS-REOHCLBHSA-N L-aspartic acid Chemical compound OC(=O)[C@@H](N)CC(O)=O CKLJMWTZIZZHCS-REOHCLBHSA-N 0.000 description 1
- HNDVDQJCIGZPNO-YFKPBYRVSA-N L-histidine Chemical compound OC(=O)[C@@H](N)CC1=CN=CN1 HNDVDQJCIGZPNO-YFKPBYRVSA-N 0.000 description 1
- 229910005883 NiSi Inorganic materials 0.000 description 1
- WTKZEGDFNFYCGP-UHFFFAOYSA-N Pyrazole Chemical class C=1C=NNC=1 WTKZEGDFNFYCGP-UHFFFAOYSA-N 0.000 description 1
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 1
- 229910010041 TiAlC Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- HMDDXIMCDZRSNE-UHFFFAOYSA-N [C].[Si] Chemical compound [C].[Si] HMDDXIMCDZRSNE-UHFFFAOYSA-N 0.000 description 1
- 239000003082 abrasive agent Substances 0.000 description 1
- 230000004931 aggregating effect Effects 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 229910001870 ammonium persulfate Inorganic materials 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 235000003704 aspartic acid Nutrition 0.000 description 1
- 238000000277 atomic layer chemical vapour deposition Methods 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- OQFSQFPPLPISGP-UHFFFAOYSA-N beta-carboxyaspartic acid Natural products OC(=O)C(N)C(C(O)=O)C(O)=O OQFSQFPPLPISGP-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- VTJUKNSKBAOEHE-UHFFFAOYSA-N calixarene Chemical class COC(=O)COC1=C(CC=2C(=C(CC=3C(=C(C4)C=C(C=3)C(C)(C)C)OCC(=O)OC)C=C(C=2)C(C)(C)C)OCC(=O)OC)C=C(C(C)(C)C)C=C1CC1=C(OCC(=O)OC)C4=CC(C(C)(C)C)=C1 VTJUKNSKBAOEHE-UHFFFAOYSA-N 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 239000003575 carbonaceous material Substances 0.000 description 1
- 229910000420 cerium oxide Inorganic materials 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- MROCJMGDEKINLD-UHFFFAOYSA-N dichlorosilane Chemical compound Cl[SiH2]Cl MROCJMGDEKINLD-UHFFFAOYSA-N 0.000 description 1
- 238000007598 dipping method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000007772 electroless plating Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- UYAHIZSMUZPPFV-UHFFFAOYSA-N erbium Chemical compound [Er] UYAHIZSMUZPPFV-UHFFFAOYSA-N 0.000 description 1
- 239000000945 filler Substances 0.000 description 1
- 238000011049 filling Methods 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 229910000078 germane Inorganic materials 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 1
- 229910000449 hafnium oxide Inorganic materials 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(iv) oxide Chemical compound O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- ICIWUVCWSCSTAQ-UHFFFAOYSA-N iodic acid Chemical class OI(=O)=O ICIWUVCWSCSTAQ-UHFFFAOYSA-N 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 238000011068 loading method Methods 0.000 description 1
- WRIRWRKPLXCTFD-UHFFFAOYSA-N malonamide Chemical compound NC(=O)CC(N)=O WRIRWRKPLXCTFD-UHFFFAOYSA-N 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229910003465 moissanite Inorganic materials 0.000 description 1
- 239000007800 oxidant agent Substances 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- BMMGVYCKOGBVEV-UHFFFAOYSA-N oxo(oxoceriooxy)cerium Chemical compound [Ce]=O.O=[Ce]=O BMMGVYCKOGBVEV-UHFFFAOYSA-N 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- FHHJDRFHHWUPDG-UHFFFAOYSA-N peroxysulfuric acid Chemical compound OOS(O)(=O)=O FHHJDRFHHWUPDG-UHFFFAOYSA-N 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 1
- 238000002294 plasma sputter deposition Methods 0.000 description 1
- 229920000193 polymethacrylate Polymers 0.000 description 1
- 239000002243 precursor Substances 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 238000005201 scrubbing Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 229910000077 silane Inorganic materials 0.000 description 1
- 150000004760 silicates Chemical class 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 description 1
- 150000003536 tetrazoles Chemical class 0.000 description 1
- 150000003852 triazoles Chemical class 0.000 description 1
Images
Classifications
-
- C11D11/0047—
-
- C—CHEMISTRY; METALLURGY
- C11—ANIMAL OR VEGETABLE OILS, FATS, FATTY SUBSTANCES OR WAXES; FATTY ACIDS THEREFROM; DETERGENTS; CANDLES
- C11D—DETERGENT COMPOSITIONS; USE OF SINGLE SUBSTANCES AS DETERGENTS; SOAP OR SOAP-MAKING; RESIN SOAPS; RECOVERY OF GLYCEROL
- C11D7/00—Compositions of detergents based essentially on non-surface-active compounds
- C11D7/22—Organic compounds
- C11D7/26—Organic compounds containing oxygen
- C11D7/261—Alcohols; Phenols
-
- C—CHEMISTRY; METALLURGY
- C11—ANIMAL OR VEGETABLE OILS, FATS, FATTY SUBSTANCES OR WAXES; FATTY ACIDS THEREFROM; DETERGENTS; CANDLES
- C11D—DETERGENT COMPOSITIONS; USE OF SINGLE SUBSTANCES AS DETERGENTS; SOAP OR SOAP-MAKING; RESIN SOAPS; RECOVERY OF GLYCEROL
- C11D7/00—Compositions of detergents based essentially on non-surface-active compounds
- C11D7/22—Organic compounds
- C11D7/26—Organic compounds containing oxygen
- C11D7/268—Carbohydrates or derivatives thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02057—Cleaning during device manufacture
- H01L21/0206—Cleaning during device manufacture during, before or after processing of insulating layers
- H01L21/02065—Cleaning during device manufacture during, before or after processing of insulating layers the processing being a planarization of insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02057—Cleaning during device manufacture
- H01L21/02068—Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers
- H01L21/02074—Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers the processing being a planarization of conductive layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- C—CHEMISTRY; METALLURGY
- C11—ANIMAL OR VEGETABLE OILS, FATS, FATTY SUBSTANCES OR WAXES; FATTY ACIDS THEREFROM; DETERGENTS; CANDLES
- C11D—DETERGENT COMPOSITIONS; USE OF SINGLE SUBSTANCES AS DETERGENTS; SOAP OR SOAP-MAKING; RESIN SOAPS; RECOVERY OF GLYCEROL
- C11D2111/00—Cleaning compositions characterised by the objects to be cleaned; Cleaning compositions characterised by non-standard cleaning or washing processes
- C11D2111/10—Objects to be cleaned
- C11D2111/14—Hard surfaces
- C11D2111/22—Electronic devices, e.g. PCBs or semiconductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/32115—Planarisation
- H01L21/3212—Planarisation by chemical mechanical polishing [CMP]
Definitions
- Semiconductor devices are used in a variety of electronic applications, such as, for example, personal computers, cell phones, digital cameras, and other electronic equipment. Semiconductor devices are typically fabricated by sequentially depositing insulating or dielectric layers, conductive layers, and semiconductor layers of material over a semiconductor substrate, and patterning the various material layers using lithography and etching processes to form circuit components and elements thereon.
- FIG. 1 illustrates steps in a process of forming a finFET device in accordance with some embodiments.
- FIGS. 2A-2B illustrate formation of source/drain regions in accordance with some embodiments.
- FIG. 3 illustrates a formation of a first opening in accordance with some embodiments.
- FIG. 4 illustrates a formation of a first contact in accordance with some embodiments.
- FIG. 5 illustrates a chemical mechanical polishing (CMP) system in accordance with some embodiments.
- FIGS. 6A-6C illustrate a CMP process and result in accordance with some embodiments.
- FIG. 7 illustrates an application of a CMP cleaning solution in accordance with some embodiments.
- FIGS. 8A-8D illustrate a cleaning process in accordance with some embodiments.
- FIG. 9 illustrates an application of a rinsing liquid in accordance with some embodiments.
- FIG. 10 illustrates an application of a drying liquid in accordance with some embodiments.
- FIG. 11 illustrates a flow diagram of a method of cleaning a surface of a substrate in accordance with some embodiments.
- first and second features are formed in direct contact
- additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
- present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not dictate a relationship between the various embodiments and/or configurations discussed.
- spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
- the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
- the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- the semiconductor device 100 may be a fin field-effect transistor (FinFET) device. However, in other embodiments, the methods described below may be applied to planar field-effect transistors (FETs), horizontal gate-all-around (HGAA) FETs, vertical gate-all-around (VGAA) FETs, or any other devices.
- the semiconductor device 100 comprises a substrate 101 with first trenches 103 formed therein.
- the substrate 101 may be a silicon substrate, although other substrates, such as a semiconductor-on-insulator (SOI) substrate, a strained SOI substrate, a silicon germanium on insulator substrate, or the like could be used.
- SOI semiconductor-on-insulator
- strained SOI substrate silicon germanium on insulator substrate
- the substrate 101 may be a p-type semiconductor, although in other embodiments, it could be an n-type semiconductor.
- the first trenches 103 may be formed as an initial step in the eventual formation of first isolation regions 105 .
- the first trenches 103 may be formed using a masking layer (not separately illustrated) along with a suitable etching process.
- the masking layer may be a hardmask comprising silicon nitride formed through a process such as chemical vapor deposition (CVD), although other materials, such as oxides, oxynitrides, silicon carbide, combinations of these, or the like, and other processes, such as plasma enhanced chemical vapor deposition (PECVD), low pressure chemical vapor deposition (LPCVD), or even silicon oxide formation followed by nitridation, may be utilized.
- CVD chemical vapor deposition
- PECVD plasma enhanced chemical vapor deposition
- LPCVD low pressure chemical vapor deposition
- silicon oxide formation followed by nitridation may be utilized.
- the processes and materials described above to form the masking layer are not the only method that may be used to protect portions of the substrate 101 while exposing other portions of the substrate 101 for the formation of the first trenches 103 .
- Any suitable process such as a depositing, patterning, and developing a photoresist on the substrate 101 , may be utilized to cover portions of the substrate 101 and expose other portions of the substrate 101 to be removed to form the first trenches 103 . All such methods are fully intended to be included in the scope of the present embodiments.
- the first trenches 103 are formed in the substrate 101 .
- the exposed substrate 101 may be removed through a suitable process such as reactive ion etching (RIE) in order to form the first trenches 103 in the substrate 101 , although any suitable process may be used.
- RIE reactive ion etching
- the process described above to form the first trenches 103 is merely one potential process, and is not meant to be the only embodiment. Rather, any suitable process through which the first trenches 103 may be formed may be utilized and any suitable process, including any number of masking and removal steps may be used.
- the masking and etching process forms fins 107 from those portions of the substrate 101 that remain unremoved.
- the fins 107 have been illustrated in the figures as being separated from the substrate 101 by a dashed line, although a physical indication of the separation may or may not be present. These fins 107 may be used, as discussed below, to form channel regions of subsequently formed multiple-gate FinFET transistors. While FIG. 1 only illustrates three fins 107 formed from the substrate 101 , any number of fins 107 may be utilized.
- the fins 107 may be spaced apart from one another such that each of the fins 107 forms a separate channel region, while still being close enough to share a common gate (discussed further below).
- the first trenches 103 may be filled with a dielectric material and the dielectric material may be recessed within the first trenches 103 to form the first isolation regions 105 .
- the dielectric material may be an oxide material, a high-density plasma (HDP) oxide, or the like.
- the dielectric material may be formed, after an optional cleaning and lining of the first trenches 103 , using either a chemical vapor deposition (CVD) method (e.g., the HARP process), a high density plasma CVD method, or any other suitable method of formation as is known in the art.
- CVD chemical vapor deposition
- the first isolation regions 105 may be formed by overfilling the first trenches 103 and the substrate 101 with the dielectric material and then removing the excess material outside of the first trenches 103 and the fins 107 through a suitable process such as chemical mechanical polishing (CMP), an etch, a combination of these, or the like.
- CMP chemical mechanical polishing
- the removal process removes any dielectric material that is located over the fins 107 as well, so that the removal of the dielectric material will expose the surface of the fins 107 to further processing steps.
- the dielectric material in the first isolation regions 105 may be recessed away from the top surfaces of the fins 107 .
- the recessing may be performed to expose at least a portion of the sidewalls of the fins 107 adjacent the top surfaces of the fins 107 .
- the dielectric material may be recessed using a wet etch by dipping the top surfaces of the fins 107 into an etchant such as HF, although other etchants, such as H 2 , and other methods, such as a reactive ion etch, a dry etch with etchants such as NH 3 /NF 3 , a chemical oxide removal, a dry chemical clean, or the like may be used.
- the recessing may remove any leftover dielectric material located over the fins 107 to ensure that the fins 107 are exposed for further processing.
- steps described above may be only part of the overall process flow used to fill and recess the dielectric material.
- lining steps, cleaning steps, annealing steps, gap-filling steps, combinations of these, or the like may also be utilized to form and fill the first trenches 103 with the dielectric material. All of the potential process steps are fully intended to be included within the scope of the present embodiment.
- dummy gate dielectrics 109 are formed over the first isolation regions 105 and the fins 107 , dummy gate electrodes 111 are formed over the dummy gate dielectrics 109 , and first spacers 113 are formed on sidewalls of the dummy gate dielectrics 109 and the dummy gate electrodes 111 .
- the dummy gate dielectrics 109 may be formed by thermal oxidation, chemical vapor deposition (CVD), sputtering, or any other methods known and used in the art for forming a gate dielectric.
- the thickness of the dummy gate dielectrics 109 formed on top surfaces of the fins 107 may differ from the thickness of the dummy gate dielectrics 109 formed on sidewalls of the fins 107 .
- the dummy gate dielectrics 109 may comprise a material such as silicon dioxide or silicon oxynitride.
- the dummy gate dielectrics 109 may be formed from a high permittivity (high-k) material (e.g., with a relative permittivity greater than about 5) such as lanthanum oxide (La 2 O 3 ), aluminum oxide (Al 2 O 3 ), hafnium oxide (HfO 2 ), hafnium oxynitride (HfON), zirconium oxide (ZrO 2 ), combinations thereof, or the like. Additionally, any combination of silicon dioxide, silicon oxynitride, and/or high-k materials may also be used for the dummy gate dielectrics 109 .
- the dummy gate electrodes 111 may comprise a conductive material and may be selected from a group comprising of W, Al, Cu, AlCu, Ti, TiAlN, TaC, TaCN, TaSiN, Mn, Zr, TiN, Ta, TaN, Co, Ni, combinations of these, or the like.
- the dummy gate electrodes 111 may be deposited by chemical vapor deposition (CVD), sputter deposition, or other techniques known and used in the art for depositing conductive materials.
- the dummy gate electrodes 111 may have non-planar top surfaces as deposited, and may be planarized prior to patterning the dummy gate electrodes 111 or prior to performing a gate etch. Ions may or may not be introduced into the dummy gate electrodes 111 . Ions may be introduced, for example, by ion implantation techniques.
- the dummy gate dielectrics 109 and the dummy gate electrodes 111 may be patterned to form a series of dummy gate stacks 115 over the fins 107 .
- the dummy gate stacks 115 define multiple channel regions located on each side of the fins 107 beneath the dummy gate dielectrics 109 .
- the dummy gate stacks 115 may be formed by depositing and patterning a gate mask (not separately illustrated) on the dummy gate electrodes 111 using, for example, deposition and photolithography techniques known in the art.
- the gate mask may incorporate commonly used masking and sacrificial materials, such as (but not limited to) silicon oxide, silicon oxynitride, SiCON, SiC, SiOC, and/or silicon nitride.
- the dummy gate electrodes 111 and the dummy gate dielectrics 109 may be etched using a dry etching process to form the patterned dummy gate stacks 115 .
- the first spacers 113 may be formed.
- the first spacers 113 may be formed on opposing sides of the dummy gate stacks 115 .
- the first spacers 113 are typically formed by blanket depositing a spacer layer (not separately illustrated in FIG. 1 ) on the previously formed structure.
- the spacer layer may comprise SiN, oxynitride, SiC, SiON, SiOCN, SiOC, oxide, or the like and may be formed by methods utilized to form such a layer, such as chemical vapor deposition (CVD), plasma enhanced CVD, sputter deposition, and other methods known in the art.
- the spacer layer may comprise a different material with different etch characteristics or the same material as the dielectric material within the first isolation regions 105 .
- the spacer layer may then be patterned, such as by one or more etches to remove the spacer layer from the horizontal surfaces of the structure, forming the first spacers 113 .
- FIGS. 2A-2B illustrate a removal of the fins 107 from those areas not protected by the dummy gate stacks 115 and the first spacers 113 and a growth of source/drain regions 201 (with FIG. 2B illustrating a cross-sectional view of FIG. 2A along line B-B′).
- the removal of the fins 107 from those areas not protected by the dummy gate stacks 115 and the first spacers 113 may be performed by a reactive ion etch (RIE) using the dummy gate stacks 115 and the first spacers 113 as hard masks, or by any other suitable removal process.
- the removal may be continued until the fins 107 are planar with top surfaces of the first isolation regions 105 or recessed below the top surfaces of the first isolation regions 105 .
- RIE reactive ion etch
- the source/drain regions 201 may then be grown on the fins 107 .
- the source/drain regions 201 may be grown to form stressors that will impart stress into the channel regions of the fins 107 located underneath the dummy gate stacks 115 .
- the source/drain regions 201 may be regrown through a selective epitaxial process with a material such as silicon or silicon germanium that has a different lattice constant than the channel regions.
- the epitaxial growth process may use precursors such as silane, dichlorosilane, germane, and the like, and may continue for between about 5 minutes and about 120 minutes, such as about 30 minutes.
- the source/drain regions 201 may comprise materials such as GaAs, GaP, GaN, InP, InAs, InSb, GaAsP, AlGaN, AlInAs, AlGaAs, GaInAs, GaInP, GaInAsP, combinations thereof, or the like.
- dopants may be implanted into the source/drain regions 201 by implanting appropriate dopants to complement the dopants in the fins 107 .
- p-type dopants such as boron, gallium, indium, or the like may be implanted to form a PMOS device.
- n-type dopants such as phosphorous, arsenic, antimony, or the like may be implanted to form an NMOS device. These dopants may be implanted using the dummy gate stacks 115 and the first spacers 113 as masks.
- FIG. 2A also illustrates a formation of an inter-layer dielectric (ILD) layer 203 (illustrated in dashed lines in FIG. 2A to illustrate the underlying structures) over the dummy gate stacks 115 and the source/drain regions 201 .
- ILD inter-layer dielectric
- the ILD layer 203 may include silicon dioxide, a low-k dielectric material, such as silicon oxynitride, phosphosilicate glass (PSG), borosilicate glass (BSG), borophosphosilicate glass (BPSG), undoped silicate glass (USG), fluorinated silicate glass (FSG), organosilicate glasses (OSG), SiO x C y , Spin-On-Glass, Spin-On-Polymers, silicon carbon material, a compound thereof, a composite thereof, the like, or a combination thereof.
- the ILD layer 203 may be formed using a process such as PECVD, although other processes, such as LPCVD, may be used. Once formed, the ILD layer 203 may be planarized with the first spacers 113 using, e.g., a planarization process such as chemical mechanical polishing, although any suitable process may be utilized.
- the material of the dummy gate electrodes 111 and the dummy gate dielectrics 109 may be removed and replaced to form gate stacks 205 .
- the dummy gate electrodes 111 may be removed using, e.g., a wet or dry etching process that utilizes etchants that are selective to the material of the dummy gate electrodes 111 .
- any suitable removal process may be utilized.
- the gate stacks 205 include first dielectric material 211 , first metal material 213 , second metal material 215 , and third metal material 217 .
- the first dielectric material 211 is a high-k material such as HfO 2 , HfSiO, HfSiON, HfTaO, HfTiO, HfZrO, LaO, ZrO, Ta 2 O 5 , combinations of these, or the like, deposited through a process such as atomic layer deposition, chemical vapor deposition, or the like.
- the first metal material 213 may be formed adjacent to the first dielectric material 211 and may be formed from a metallic material such as Ti, TiAlN, TaC, TaCN, TaSiN, Mn, Zr, TiN, TaN, Ru, Mo, WN, other metal oxides, metal nitrides, metal silicates, transition metal-oxides, transition metal-nitrides, transition metal-silicates, oxynitrides of metals, metal aluminates, zirconium silicate, zirconium aluminate, combinations of these, or the like.
- the first metal material 213 may be referred to as a first work function layer.
- the first metal material 213 may be deposited using a deposition process such as atomic layer deposition, chemical vapor deposition, sputtering, or the like, although any suitable deposition process may be used.
- the second metal material 215 may be formed adjacent to the first metal material 213 and, in a particular embodiment, may be similar to the first metal material 213 .
- the second metal material 215 may be formed from a metallic material such as Ti, TiAlN, TaC, TaCN, TaSiN, Mn, Zr, TiN, TaN, Ru, Mo, WN, other metal oxides, metal nitrides, metal silicates, transition metal-oxides, transition metal-nitrides, transition metal-silicates, oxynitrides of metals, metal aluminates, zirconium silicate, zirconium aluminate, combinations of these, or the like.
- the second metal material 215 may be referred to as a second work function layer. Additionally, the second metal material 215 may be deposited using a deposition process such as atomic layer deposition, chemical vapor deposition, sputtering, or the like, although any suitable deposition process may be used.
- a deposition process such as atomic layer deposition, chemical vapor deposition, sputtering, or the like, although any suitable deposition process may be used.
- the gate stacks 205 include two work function layers (e.g., the first metal material 213 and the second metal material 215 ); however, the disclosure is not limited thereto. In some embodiments, the gate stacks 205 may include one work function layer, or more than two work function layers.
- the first metal material 213 and the second metal material 215 may include Ti, Ag, Al, TiAlMo, Ta, TaN, TiAlC, TiAlN, TaC, TaCN, TiAl, TaSiN, Mn, Zr, or combinations thereof.
- the first metal material 213 and the second metal material 215 may include TiN, W, Ta, Ni, Pt, Ru, Mo, Al, WN, or combinations thereof.
- the third metal material 217 fills a remainder of the openings left behind by the removal of the dummy gate electrodes 111 .
- the third metal material 217 is a metallic material such as W, Al, Cu, AlCu, Ti, TiAlN, TaC, TaCN, TaSiN, Mn, Zr, TiN, Ta, TaN, Co, Ni, combinations of these, or the like, and may be deposited using a deposition process such as atomic layer deposition, chemical vapor deposition, sputtering, or the like to fill and/or overfill the openings left behind by the removal of the dummy gate electrodes 111 . Any suitable material and deposition process may be used for the third metal material 217 .
- the materials may be planarized in order to remove any material that is outside of the openings left behind by the removal of the dummy gate electrodes 111 .
- the removal may be performed using a planarization process such as chemical mechanical polishing.
- any suitable planarization and removal process may be utilized.
- the materials of the gate stacks 205 may be recessed and capped with a capping layer 221 .
- the materials of the gate stacks 205 may be recessed using, e.g., a wet or dry etching process that utilizes etchants selective to the materials of the gate stacks 205 ; however, any suitable process may be used to etch the gate stacks 205 .
- the capping layer 221 may be deposited and planarized along with the first spacers 113 .
- the capping layer 221 is a material such as SiN, SiON, SiCON, SiC, SiOC, combinations of these, or the like, deposited using a deposition process such as atomic layer deposition, chemical vapor deposition, sputtering, or the like.
- the capping layer 221 may be deposited and then planarized using a planarization process such as chemical mechanical polishing (CMP) such that the capping layer 221 is planar with the first spacers 113 .
- CMP chemical mechanical polishing
- FIG. 3 illustrates a formation of a first opening 305 through the ILD layer 203 in order to expose the source/drain regions 201 in preparation for formation of a first contact 401 (not illustrated in FIG. 3 but illustrated and described below with respect to FIG. 4 ). Additionally, for convenience, the gate stack 205 is illustrated in a simplified form without showing the additional layers.
- the first opening 305 may be formed by initially placing and patterning a hardmask 301 over the source/drain regions 201 .
- the hardmask 301 may be a dielectric material such as silicon nitride, although any suitable masking material may be utilized.
- hardmask 301 is patterned.
- hardmask 301 may be patterned by depositing and then exposing a photosensitive material onto the hardmask 301 .
- the impact of the energy will cause a chemical reaction in those parts of the photosensitive material that were impacted by the patterned energy source, thereby modifying the physical properties of the exposed portions of the photoresist such that the physical properties of the exposed portions of the photosensitive material are different from the physical properties of the unexposed portions of the photosensitive material.
- the photosensitive material may then be developed with, e.g., a developer (not separately illustrated), in order to separate the exposed portion of the photosensitive material from the unexposed portion of the photosensitive material, and then the hardmask 301 may be patterned using an anisotropic etch and the photosensitive material as a mask.
- a developer not separately illustrated
- the first opening 305 may be formed using the hardmask 301 as a mask.
- the first opening 305 may be formed using a first etching process 303 (represented in FIG. 3 by a wavy line), which may be an anisotropic etching process such as a reactive ion etch process.
- a first etching process 303 represented in FIG. 3 by a wavy line
- any suitable process such as a wet etching process, and any suitable reactants may be used.
- the first opening 305 may expose an upper surface of the source/drain region 201 .
- the first opening 305 may extend at least partially into the source/drain region 201 , such that the upper surface of the source/drain region 201 is recessed.
- the first opening 305 may have a first width at a point adjacent to an upper surface of the ILD layer 203 and a second width at a point adjacent the bottom surface of the ILD layer 203 , wherein the first width is greater than the second width.
- the hardmask 301 may be removed.
- the hardmask 301 may be removed using, e.g., a wet or dry etching process that uses an etchant selective to the material of the hardmask 301 .
- any suitable removal process may also be utilized.
- FIG. 4 illustrates a formation of the first contact 401 .
- a silicide contact (not separately illustrated) may be formed prior to formation of the first contact 401 .
- the silicide contact may include titanium, nickel, cobalt, or erbium in order to reduce the Schottky barrier height of the contact.
- other metals such as platinum, palladium, and the like, may also be used.
- the silicidation may be performed by blanket deposition of an appropriate metal layer, followed by an annealing step, which causes the metal to react with the underlying exposed silicon. Unreacted metal is then removed, such as with a selective etch process.
- the first contact 401 may be a conductive material such as Co, W, Al, Cu, Ti, Ta, Ru, TiN, TiAl, TiAlN, TaN, TaC, NiSi, CoSi, combinations of these, or the like, although any suitable material may be deposited into the first opening 305 using a deposition process such as sputtering, chemical vapor deposition, electroplating, electroless plating, or the like, to fill and/or overfill the first opening 305 formed by the first etching process 303 . Once filled or overfilled, any deposited material outside of the first opening 305 formed by the first etching process 303 may be removed using a planarization process such as chemical mechanical polishing (CMP). However, any suitable material and process of formation may be utilized.
- CMP chemical mechanical polishing
- FIG. 5 illustrates a CMP system 500 , which may be used to remove the excess conductive material of the first contact 401 from the surface of the capping layer 221 and the first spacers 113 , thereby isolating the first contact 401 in the first opening 305 .
- the CMP system 500 may include loadlocks 501 and one or more platens 503 .
- the loadlocks 501 may be used for loading the substrate 101 into the CMP system 500 , and then unloading the substrate 101 once the CMP process has been completed.
- the platens 503 may be used for polishing and removing the conductive material of the first contact 401 in one or more steps.
- FIGS. 6A-6C illustrate a CMP process 600 and the result of the CMP process 600 .
- the substrate 101 (along with the overfilled conductive material of the first contact 401 ) may be loaded into the CMP system 500 through the loadlocks 501 and passed to the platens 503 for a removal of the conductive material of the first contact 401 (see FIG. 5 ).
- the substrate 101 may be connected to a first carrier 601 , which faces the substrate 101 and the first contact 401 towards a first polishing pad 603 connected to one of the platens 503 .
- the first polishing pad 603 may be a hard polishing pad that may be utilized for a relatively quick removal of the conductive material of the first contact 401 .
- the first polishing pad 603 may be a single layer or composite layer of materials such as polyurethane or polyurethane mixed with fillers, and may have a hardness of about 50 or greater on the Shore D Hardness scale.
- the surface of the first polishing pad 603 may be a roughened surface with micropores within it.
- any other suitable polishing pad may be used to remove the conductive material of the first contact 401 from the surface of the capping layer 221 and the first spacers 113 (as illustrated in FIG. 6B ).
- the first carrier 601 may press the surface of the first contact 401 against the first polishing pad 603 .
- the substrate 101 and the first polishing pad 603 are each rotated against each other, either in the same direction or else counter-rotated in opposite directions.
- the first polishing pad 603 mechanically grinds away the conductive material of the first contact 401 , thereby effectuating a removal of the conductive material of the first contact 401 .
- the first carrier 601 may move the substrate 101 back and forth along a radius of the first polishing pad 603 .
- the mechanical grinding of the first polishing pad 603 may be assisted by use of a CMP slurry 605 , which may be dispensed onto the first polishing pad 603 through a slurry dispensing system 607 .
- the CMP slurry 605 may comprise a first reactant, a first inhibitor (e.g., a CMP inhibitor), an abrasive, a first surfactant, and a first solvent.
- the first reactant may be a chemical that will chemically react with the conductive material of the first contact 401 in order to assist the first polishing pad 603 in grinding away the conductive material of the first contact 401 , such as an oxidizer.
- the first reactant may be hydrogen peroxide, although any other suitable reactant, such as hydroxylamine, periodic acid, ammonium persulfate, other periodates, iodates, peroxomonosulfates, peroxymonosulfuric acid, perborates, malonamide, combinations of these, and the like, that will aid in the removal of the conductive material of the first contact 401 may be utilized.
- any other suitable reactant such as hydroxylamine, periodic acid, ammonium persulfate, other periodates, iodates, peroxomonosulfates, peroxymonosulfuric acid, perborates, malonamide, combinations of these, and the like, that will aid in the removal of the conductive material of the first contact 401 may be utilized.
- the first inhibitor may be any suitable chemical that will help to prevent corrosion or excess etching of the conductive material of the first contact 401 in order to enhance CMP performance (e.g., prevent dishing).
- the first inhibitor may include phosphoric esters, sulfuric esters, tetrazoles, diazoles, triazoles, combinations of these, or the like.
- these embodiments are not intended to be limited to these inhibitors, as any suitable inhibitor may be utilized as the first inhibitor.
- the abrasive may be any suitable particulate that, in conjunction with the first polishing pad 603 , aids in the removal of the conductive material of the first contact 401 .
- the abrasive may be silica (e.g., silicon oxide) with a particle size of between about 0.1 ⁇ m and about 150 nm.
- silica e.g., silicon oxide
- any other suitable abrasive such as aluminum oxide, cerium oxide, polycrystalline diamond, polymer particles such as polymethacrylate or polymethacryclic, combinations of these, or the like, may be utilized and are fully intended to be included within the scope of the embodiments.
- the first surfactant may be utilized to help disperse the first reactant and abrasive within the CMP slurry 605 and prevent the abrasive from agglomerating during the CMP process.
- the first surfactant may include sodium salts of polyacrylic acid, potassium oleate, sulfosuccinates, sulfosuccinate derivatives, sulfonated amines, sulfonated amides, sulfates of alcohols, alkylanyl sulfonates, carboxylated alcohols, alkylamino propionic acids, alkyliminodipropionic acids, potassium oleate, sulfosuccinates, sulfosuccinate derivatives, sulfates of alcohols, alkylanyl sulfonates, carboxylated alcohols, sulfonated amines, sulfonated amides, alkylamino propionic acids, alky
- the remainder of the CMP slurry 605 may be a first solvent that may be utilized to combine the first reactant, the first inhibitor, the abrasive, and the first surfactant and allow the mixture to be moved and dispersed onto the first polishing pad 603 .
- the first solvent of the CMP slurry 605 may be a solvent such as deionized water or an alcohol. However, any other suitable solvent may be utilized.
- the CMP slurry 605 may be dispensed onto the first polishing pad 603 by the slurry dispensing system 607 in order to assist in the removal of the conductive material of the first contact 401 .
- the first reactant may react with the material of the first contact 401 to form a sacrificial oxide layer including the material of the first contact 401 (not shown) along the exposed surface of the conductive material of the first contact 401 .
- the sacrificial oxide layer may then be removed by the grinding effect of the first polishing pad 603 along with the assistance of the abrasives within the CMP slurry 605 .
- a removal of the conductive material of the first contact 401 may be performed, and may be continued until the conductive material of the first contact 401 is removed from the upper surface of the capping layer 221 and the first spacers 113 , and the capping layer 221 and the first spacers 113 are exposed.
- the CMP slurry 605 may be removed from the top surface of the substrate 101 .
- the CMP slurry 605 may be removed from the surface of the substrate 101 by ceasing dispensing of the CMP slurry 605 from the slurry dispensing system 607 while the first carrier 601 continues to rotate the substrate 101 .
- FIG. 6B illustrates the result of the CMP process 600 .
- the CMP process 600 removes the conductive material of the first contact 401 from the surface of the capping layer 221 and the first spacers 113 , and the first contact 401 is isolated within the first opening 305 .
- the above description of a removing of the excess conductive material of the first contact 401 outside of the first opening 305 in a single processing step is merely an illustrative example and is not intended to be limiting upon the embodiments.
- any number of removal processes and any number of platens may be utilized to remove the conductive material of the first contact 401 , such as a bulk CMP process on a first platen, a fine CMP process on a second platen, and a buffing CMP process on a third platen, and all such combinations are fully intended to be included within the scope of the embodiments.
- FIG. 6C illustrates an enlarged view of the surface of the first contact 401 following the CMP process 600 .
- a plurality of individual inhibitor molecules 615 of the first inhibitor may be left on the surface of the first contact 401 .
- the first contact 401 includes a plurality of conductive material atoms 613 disposed at an outermost surface of the first contact 401 and a bulk conductive material 611 making up the remainder of the first contact 401 .
- the inhibitor molecules 615 are bonded or otherwise attached to the plurality of conductive material atoms 613 , while the conductive material atoms 613 are bonded to the bulk conductive material 611 .
- the inhibitor molecules 615 may cause various problems in subsequent processing systems if they are not removed or are incompletely removed from the surface of the first contact 401 .
- the inhibitor molecules 615 may affect the wettability and cleanability of the first contact 401 , may interfere with subsequent steps (e.g., chemical vapor deposition), may provide poor adhesion to deposited layers, or the like.
- FIG. 7 illustrates an application of a CMP cleaning solution 701 on the top surface of the substrate 101 .
- the CMP cleaning solution 701 may be used in a cleaning process to clean the surface of the substrate 101 . More specifically, the CMP cleaning solution 701 may be used to remove the inhibitor molecules 615 and any other residue from the CMP process 600 from the surface of the first contact 401 .
- the CMP cleaning solution 701 may be applied to the top surface of the substrate 101 . More specifically, the CMP cleaning solution 701 may be applied on the top surfaces of the first contact 401 , the first spacers 113 , and the capping layer 221 .
- the CMP cleaning solution 701 may be applied through a nozzle in a spin-on process; although any suitable application, such as a brush, a sponge, a pencil brush, combinations of these, or the like may be used.
- the CMP cleaning solution 701 may be applied continuously throughout the cleaning process, or may be applied intermittently.
- the CMP cleaning solution may be applied at a flow rate of between about 0 ml/min and about 2500 ml/min, such as about 1500 ml/min.
- the top surface of the substrate 101 may be scrubbed by a scrubber (not separately illustrated).
- the scrubber may be a brush, a sponge, a pencil brush, combinations thereof, or the like.
- the substrate 101 and the scrubber may each be rotated against each other, either in the same direction or else counter-rotated in opposite directions. By rotating the scrubber and the substrate 101 against each other, the scrubber mechanically cleans away residue from the CMP slurry 605 left on the surface of the first contact 401 , thereby helping to effectuate a cleaning of the first contact 401 .
- the cleaning process may be performed at a temperature of between about 10° C. and about 35° C., such as about 25° C.
- the cleaning process may be continuous or intermittent, and may continue for about 30 seconds, about 60 seconds, less than a minute, or any other time.
- the CMP cleaning solution 701 may comprise a plurality of chelator molecules 805 , a plurality of carrier molecules 803 , a second inhibitor, a second surfactant, and a second solvent.
- the chelator molecules 805 are used to remove the conductive material atoms 613 and the inhibitor molecules 615 from the surface of the bulk conductive material 611 .
- the chelator molecules 805 may attack the conductive material atoms 613 and bond to the conductive material atoms 613 to remove the conductive material atoms 613 and the inhibitor molecules 615 from the surface of the bulk conductive material 611 .
- the chelator molecules 805 may comprise histidine, aspartic acid, and glycine, combinations of these, or the like.
- the chelator molecules 805 may comprise about 2 percent by weight or less than about 2 percent by weight of the CMP cleaning solution 701 . These embodiments are not intended to be limited to these chelator molecules, as any suitable chelator molecules may be utilized as the chelator molecules 805 .
- the plurality of carrier molecules 803 are used to prevent the inhibitor molecules 615 from re-bonding or otherwise re-attaching to the surface of the bulk conductive material 611 once the inhibitor molecules 615 have been removed from the surface of the bulk conductive material 611 by the chelator molecules 805 .
- the carrier molecules 803 may be referred to as ring-shaped molecules, a host, or an encapsulant.
- the carrier molecules 803 may form host-guest complexes with the inhibitor molecules 615 or encapsulate the inhibitor molecules 615 such that the inhibitor molecules 615 are solubilized in the cleaning solution 701 .
- the carrier molecules 803 may include at least one ring and may be ring-shaped molecules.
- the exterior and an interior cavity of the carrier molecules 803 may have different hydrophilicities.
- the exterior of the carrier molecules 803 may be hydrophilic and the interior cavity may be less hydrophilic.
- the exterior of the carrier molecules 803 may be hydrophilic and the interior cavity may be hydrophobic.
- the inhibitor molecules 615 which may be hydrophobic, may be bonded with, physically adsorbed on, or otherwise encapsulated within the interior cavity of the carrier molecules 803 , while the exterior of the complex of the carrier molecules 803 and the inhibitor molecules 615 remains water-soluble.
- the carrier molecules 803 may be selected based on the size of the inhibitor molecules 615 .
- the carrier molecules 803 may be selected such that the size of the interior cavity corresponds to the size of the inhibitor molecules 615 .
- the carrier molecules 803 may comprise cyclodextrines, cucurbiturils, calixarenes, pillararenes, combinations of these, or the like.
- the carrier molecules 803 may comprise ⁇ -cyclodextrin (e.g., a 6-membered cyclodextrin molecule), ⁇ -cyclodextrin (e.g., a 7-membered cyclodextrin molecule), ⁇ -cyclodextrin (e.g., a 8-membered cyclodextrin molecule), combinations thereof, or the like.
- the cleaning solution 701 may comprise any combination of ⁇ -cyclodextrin, ⁇ -cyclodextrin, and ⁇ -cyclodextrin depending on the size of the inhibitor molecules 615 present in the CMP slurry 605 .
- the cleaning solution 701 may comprise between 0 and about 5 weight percent ⁇ -cyclodextrin, such as about 1 weight percent ⁇ -cyclodextrin; between 0 and about 5 weight percent ⁇ -cyclodextrin, such as about 1 weight percent ⁇ -cyclodextrin; and between 0 and about 5 weight percent ⁇ -cyclodextrin, such as about 1 weight percent ⁇ -cyclodextrin.
- any suitable combination may be utilized.
- the carrier molecules 803 may comprise less than about 10 percent by weight of the CMP cleaning solution 701 .
- the carrier molecules 803 may comprise about 1 percent by weight of the CMP cleaning solution 701 .
- These embodiments are not intended to be limited to these carrier molecules, as any suitable carrier molecule may be utilized as the plurality of carrier molecules 803 .
- the second inhibitor is an inhibitor different from the first inhibitor.
- the second inhibitor may be any suitable chemical that will prevent the inhibitor molecules 615 removed from the surface of the bulk conductive material 611 by the chelator molecules 805 from aggregating and redepositing on the surface of the bulk conductive material 611 . Molecules of the second inhibitor may bond with molecules of the inhibitor molecules 615 removed from the surface of the bulk conductive material 611 , thereby disrupting pi-pi interactions between the inhibitor molecules 615 and the molecules of the bulk conductive material 611 .
- the second inhibitor may comprise benzotriazole, aniline, and pyridine, combinations of these, or the like.
- the presence of the carrier molecules 803 in the cleaning solution 701 may help to reduce the amount of the second inhibitor used in the cleaning solution 701 .
- the second inhibitor may comprise about 1 percent by weight or less than about 1 percent by weight of the CMP cleaning solution 701 .
- the second surfactant may be utilized to help disperse the chelator molecules 805 , the carrier molecules 803 , and the second inhibitor within the CMP cleaning solution 701 and also prevent the components of the CMP cleaning solution 701 from agglomerating during the cleaning process.
- the second surfactant may include sodium salts of polyacrylic acid, potassium oleate, sulfosuccinates, sulfosuccinate derivatives, sulfonated amines, sulfonated amides, sulfates of alcohols, alkylanyl sulfonates, carboxylated alcohols, alkylamino propionic acids, alkyliminodipropionic acids, potassium oleate, sulfosuccinates, sulfosuccinate derivatives, sulfates of alcohols, alkylanyl sulfonates, carboxylated alcohols, sulfonated amines, sulfonated amides, alkylamino propionic acids, alkyliminodipropionic acids, combinations of these, or the like.
- the second surfactant may comprise about 2 percent by weight or less than about 2 percent by weight of the CMP cleaning solution 701 .
- the remainder of the CMP cleaning solution 701 may be a second solvent that may be utilized to combine the chelator molecules 805 , the carrier molecules 803 , the second inhibitor, and the second surfactant and allow the mixture to be moved and dispersed onto the surface of the substrate 101 .
- the second solvent may be a solvent such as deionized water or an alcohol. However, any other suitable solvent may be utilized.
- the CMP cleaning solution 701 may be removed from the top surface of the substrate 101 .
- the CMP cleaning solution 701 may be removed from the top surface of the substrate 101 by discontinuing the application of the CMP cleaning solution 701 while the continuing to rotate the substrate 101 .
- FIGS. 8A-8D illustrate enlarged views of the cleaning process utilizing the CMP cleaning solution 701 .
- FIG. 8A illustrates the surface of the first contact 401 following the deposition of the CMP cleaning solution 701 .
- the surface of the first contact 401 comprises inhibitor molecules 615 bonded or otherwise attached to conductive material atoms 613 , which, in turn, are bonded to the bulk conductive material 611 .
- the CMP cleaning solution 701 comprises carrier molecules 803 and chelator molecules 805 .
- the carrier molecules 803 may be referred to as hosts.
- FIG. 8B illustrates one of the chelator molecules 805 attacking one of the conductive material atoms 613 .
- Each of the chelator molecules 805 may attack one of the conductive material atoms 613 to remove the conductive material atom 613 and one of the inhibitor molecules 615 attached to the conductive material atom 613 from the bulk conductive material 611 .
- the chelator molecules 805 may remove all of the conductive material atoms 613 or at least some of the conductive material atoms 613 from the bulk conductive material 611 .
- the chelator molecules 805 may remove a one-atom thick layer of the conductive material atoms 613 from the bulk conductive material 611 such that the surface of the bulk conductive material 611 is free of the inhibitor molecules 615 .
- the chelator molecules 805 may remove the conductive material atoms 613 and the inhibitor molecules 615 from the surface of the bulk conductive material 611 by bonding with, binding, or otherwise attaching to the conductive material atoms 613 .
- FIG. 8C illustrates one of the inhibitor molecules 615 bonded to one of the carrier molecules 803 and one of the conductive material atoms 613 bonded to one of the chelator molecules 805 .
- the chelator molecules 805 may bond to the conductive material atoms 613 to form a plurality of chelator complexes 809 .
- the inhibitor molecules 615 now free from the conductive material atoms 613 , may be encapsulated by, bonded to, physically adsorbed by or otherwise attached to the interior cavity of the carrier molecules 803 to form a plurality of host-guest complexes 807 .
- the inhibitor molecules 615 may be hydrophobic, the interior cavity of the carrier molecules 803 may be hydrophobic, and the inhibitor molecules 615 may bind to, be encapsulated by, or be physically adsorbed onto the interior cavity of the carrier molecules 803 .
- FIG. 8D illustrates the host-guest complexes 807 and the chelator complexes 809 in the CMP cleaning solution 701 after all of the conductive material atoms 613 have been removed from the surface of the bulk conductive material 611 .
- the inhibitor molecules 615 may be removed from the surface of the bulk conductive material and encapsulated by the carrier molecules 803 to form the host-guest complexes 807 .
- the conductive material atoms 613 may be bonded to the chelator molecules 805 to form the chelator complexes 809 .
- the CMP cleaning solution 701 may be removed from the top surface of the substrate 101 .
- the CMP cleaning solution 701 may be removed from the top surface of the substrate 101 by discontinuing the application of the CMP cleaning solution 701 while the continuing to rotate the substrate 101 .
- the CMP cleaning solution 701 including the carrier molecules 803 prevents metal corrosion and recessing of the first contact 401 by preventing the inhibitor molecules 615 from re-bonding or otherwise re-attaching to the surface of the first contact 401 .
- the presence of the carrier molecules 803 in the CMP cleaning solution 701 may also help to reduce the amount of the second inhibitor included in the CMP cleaning solution.
- the second inhibitor used in conventional cleaning processes may comprise toxic amines. Because the carrier molecules 803 are derived from natural products and are biocompatible, the use of the carrier molecules 803 in the CMP cleaning solution 701 may reduce the amount of toxic amines used in the cleaning process according to the embodiments. Moreover, the carrier molecules 803 are derived from natural products and are biocompatible. Thus, the use of the CMP cleaning solution 701 including the carrier molecules 803 reduces the amount of toxic amines used in conventional cleaning processes.
- FIG. 9 illustrates an application of a rinsing liquid 901 on the top surface of the substrate 101 .
- the rinsing liquid 901 may be used in a rinsing process to rinse the surface of the substrate 101 . More specifically, the rinsing liquid 901 may be used to rinse any CMP cleaning solution 701 , including inhibitor molecules 615 and conductive material atoms 613 dissolved therein, from the surface of the substrate 101 .
- the rinsing liquid 901 may comprise deionized (DI) water, alcohol, combinations thereof, or the like.
- DI deionized
- the rinsing liquid 901 may be applied to the top surface of the substrate 101 . More specifically, the rinsing liquid 901 may be applied on the top surfaces of the first contact 401 , the first spacers 113 , and the capping layer 221 .
- the rinsing liquid 901 may be applied through a nozzle in a spin-on process; although any suitable application, such as through a brush, a sponge, a pencil brush, combinations of these, or the like may be utilized.
- the rinsing liquid 901 may be applied continuously throughout the rinsing process, or may be applied intermittently.
- the cleaning process may be performed at a temperature of between about 10° C. and about 35° C., such as about 25° C.
- the rinsing process may be continuous or intermittent, and may continue for about 30 seconds, about 60 seconds, less than a minute, or any other time.
- the rinsing liquid 901 may be removed from the top surface of the substrate 101 .
- the rinsing liquid 901 may be removed from the top surface of the substrate 101 by discontinuing the application of the rinsing liquid 901 while the continuing to rotate the substrate 101 .
- FIG. 10 illustrates an application of a drying liquid 1001 on the top surface of the substrate 101 .
- the drying liquid 1001 may be used in a drying process to dry the surface of the substrate 101 . More specifically, the drying liquid 1001 may be used to dry any rinsing liquid 901 from the surface of the substrate 101 .
- the drying liquid 1001 may comprise an alcohol, such as isopropyl alcohol (IPA) or the like.
- the drying liquid 1001 may be applied to the top surface of the substrate 101 . More specifically, the drying liquid 1001 may be applied on the top surfaces of the first contact 401 , the first spacers 113 , and the capping layer 221 .
- the drying liquid 1001 may be applied through a nozzle in a spin-on process; although any suitable application, such as through a brush, a sponge, a pencil brush, combinations of these, or the like may be utilized.
- the drying liquid 1001 may be applied continuously throughout the drying process, or may be applied intermittently.
- the drying process may be performed at a temperature of between about 15° C. and about 40° C., such as about 25° C.
- the drying process may be continuous or intermittent, and may continue for about 30 seconds, about 60 seconds, less than a minute, or any other time.
- the drying liquid 1001 may be removed from the top surface of the substrate 101 .
- the drying liquid 1001 may be removed from the top surface of the substrate 101 by discontinuing the application of the drying liquid 1001 while the continuing to rotate the substrate 101 .
- the drying liquid 1001 may evaporate or boil from the surface of the substrate 101 .
- FIG. 11 illustrates a flow diagram of a method of cleaning the surface of a substrate 101 .
- the substrate 101 may comprise a semiconductor device 100 .
- the semiconductor device 100 may be a FinFET, a planar FET, a horizontal gate-all-around (HGAA) FET, a vertical gate-all-around (VGAA) FET, or any other device.
- the surface of the substrate 101 undergoes a chemical mechanical polishing (CMP) process 600 .
- CMP process 600 removes excess conductive material formed on the top surface of the substrate 101 and planarizes the top surface of the substrate 101 .
- a CMP cleaning solution 701 is dispensed over the top surface of the substrate 101 while the top surface of the substrate 101 is scrubbed with a scrubber and the substrate 101 is rotated.
- the CMP cleaning solution 701 may be dispensed through a nozzle in a spin-on process; although any suitable application, such as through a brush, a sponge, a pencil brush, combinations thereof, or the like may be utilized.
- the scrubber may be a brush, a sponge, a pencil brush, combinations thereof, or the like.
- the CMP cleaning solution 701 may be dispensed through the scrubber.
- the processes of step 1104 may be continuous or intermittent and may continue for about 30 seconds, 60 seconds, less than a minute, or any other time.
- step 1106 the surface of the substrate 101 is rinsed with a rinsing liquid 901 to remove the CMP cleaning solution 701 from the surface of the substrate 101 .
- step 1108 the surface of the substrate 101 is dried with a drying liquid 1001 to remove any remaining CMP cleaning solution 701 and rinsing liquid 901 from the surface of the substrate 101 .
- Some embodiments described herein are described in the context of performing a chemical mechanical polishing (CMP) process on a first contact 401 in a fin field-effect transistor (FinFET).
- CMP chemical mechanical polishing
- FinFET fin field-effect transistor
- implementations of aspects of the present disclosure may be used in other processes, in other devices, and/or for other layers.
- other example devices can include planar FETs, horizontal gate-all-around (HGAA) FETs, vertical gate-all-around (VGAA) FETs, and other devices.
- the methods and cleaning solutions described above may be used to planarize other dielectric layers, other contacts (e.g., a gate contact, a source contact, or the like), metal vias, metal lines, or any other layers in semiconductor devices.
- a method for cleaning a semiconductor device includes polishing a material from a first surface of the semiconductor device and cleaning the first surface with a cleaning solution.
- the cleaning solution includes a host having at least one ring.
- the host has a hydrophilic exterior and a hydrophobic interior.
- cleaning the first surface further includes scrubbing the first surface with a scrubber selected from the group consisting of a brush, a sponge, and a pencil brush.
- cleaning the first surface further includes rotating the semiconductor device.
- the method further includes rinsing the first surface with deionized water.
- the method further includes drying the first surface with isopropyl alcohol.
- the host forms a host-guest complex with a CMP inhibitor disposed on the first surface of the semiconductor device.
- the host includes cyclodextrin.
- a method for manufacturing a semiconductor device includes bonding an inhibitor to a conductive material atom disposed on the surface of the semiconductor device, reacting a chelator molecule with the conductive material atom to remove the inhibitor from the surface of the semiconductor device, and encapsulating the inhibitor with an encapsulant.
- the encapsulant prevents the inhibitor from being re-deposited on the surface of the semiconductor device.
- the conductive material atom comprises cobalt.
- the encapsulant comprises cyclodextrin.
- the method further includes rinsing the surface of the semiconductor device with a rinsing liquid.
- the method further includes drying the surface of the semiconductor device with a drying liquid.
- the rinsing liquid comprises water.
- the drying liquid comprises isopropyl alcohol.
- a chemical mechanical polishing cleaning solution includes a chelator and a plurality of carrier molecules.
- the plurality of carrier molecules includes ring-shaped molecules having a hydrophilic exterior and a hydrophobic interior.
- the plurality of carrier molecules includes cyclodextrin.
- the plurality of carrier molecules is selected from the group consisting of ⁇ -cyclodextrin, ⁇ -cyclodextrin, and ⁇ -cyclodextrin.
- the plurality of carrier molecules is present in an amount of less than 1 percent by weight of the solution.
- the chelator is present in the amount of less than 2 percent by weight of the solution.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Life Sciences & Earth Sciences (AREA)
- Health & Medical Sciences (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Physics & Mathematics (AREA)
- Emergency Medicine (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Oil, Petroleum & Natural Gas (AREA)
- Wood Science & Technology (AREA)
- Organic Chemistry (AREA)
- Molecular Biology (AREA)
- Ceramic Engineering (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
- This application is a divisional of U.S. patent application Ser. No. 16/152,965, filed on Oct. 5, 2018, and entitled “Semiconductor Device Cleaning Solution, Method of Use, and Method of Manufacture,” which claims the benefit of U.S. Provisional Patent Application No. 62/592,891, filed on Nov. 30, 2017, and entitled “Semiconductor Device Cleaning Solution, Method of Use, and Method of Manufacture,” which patent application is incorporated herein by reference.
- Semiconductor devices are used in a variety of electronic applications, such as, for example, personal computers, cell phones, digital cameras, and other electronic equipment. Semiconductor devices are typically fabricated by sequentially depositing insulating or dielectric layers, conductive layers, and semiconductor layers of material over a semiconductor substrate, and patterning the various material layers using lithography and etching processes to form circuit components and elements thereon.
- The semiconductor industry continues to improve the integration density of various electronic components (e.g., transistors, diodes, resistors, capacitors, etc.) by continual reductions in minimum feature size, which allow more components to be integrated into a given area. However, as the minimum features sizes are reduced, additional problems arise within each of the processes that are used, and these additional problems should be addressed.
- Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
-
FIG. 1 illustrates steps in a process of forming a finFET device in accordance with some embodiments. -
FIGS. 2A-2B illustrate formation of source/drain regions in accordance with some embodiments. -
FIG. 3 illustrates a formation of a first opening in accordance with some embodiments. -
FIG. 4 illustrates a formation of a first contact in accordance with some embodiments. -
FIG. 5 illustrates a chemical mechanical polishing (CMP) system in accordance with some embodiments. -
FIGS. 6A-6C illustrate a CMP process and result in accordance with some embodiments. -
FIG. 7 illustrates an application of a CMP cleaning solution in accordance with some embodiments. -
FIGS. 8A-8D illustrate a cleaning process in accordance with some embodiments. -
FIG. 9 illustrates an application of a rinsing liquid in accordance with some embodiments. -
FIG. 10 illustrates an application of a drying liquid in accordance with some embodiments. -
FIG. 11 illustrates a flow diagram of a method of cleaning a surface of a substrate in accordance with some embodiments. - The following disclosure provides many different embodiments, or examples, for implementing different features of the invention. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not dictate a relationship between the various embodiments and/or configurations discussed.
- Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- With reference now to
FIG. 1 , there is illustrated a perspective view of asemiconductor device 100. Thesemiconductor device 100 may be a fin field-effect transistor (FinFET) device. However, in other embodiments, the methods described below may be applied to planar field-effect transistors (FETs), horizontal gate-all-around (HGAA) FETs, vertical gate-all-around (VGAA) FETs, or any other devices. In an embodiment, thesemiconductor device 100 comprises asubstrate 101 withfirst trenches 103 formed therein. Thesubstrate 101 may be a silicon substrate, although other substrates, such as a semiconductor-on-insulator (SOI) substrate, a strained SOI substrate, a silicon germanium on insulator substrate, or the like could be used. Thesubstrate 101 may be a p-type semiconductor, although in other embodiments, it could be an n-type semiconductor. - The
first trenches 103 may be formed as an initial step in the eventual formation offirst isolation regions 105. Thefirst trenches 103 may be formed using a masking layer (not separately illustrated) along with a suitable etching process. For example, the masking layer may be a hardmask comprising silicon nitride formed through a process such as chemical vapor deposition (CVD), although other materials, such as oxides, oxynitrides, silicon carbide, combinations of these, or the like, and other processes, such as plasma enhanced chemical vapor deposition (PECVD), low pressure chemical vapor deposition (LPCVD), or even silicon oxide formation followed by nitridation, may be utilized. Once formed, the masking layer may be patterned through a suitable photolithographic process to expose those portions of thesubstrate 101 that will be removed to form thefirst trenches 103. - As one of skill in the art will recognize, however, the processes and materials described above to form the masking layer are not the only method that may be used to protect portions of the
substrate 101 while exposing other portions of thesubstrate 101 for the formation of thefirst trenches 103. Any suitable process, such as a depositing, patterning, and developing a photoresist on thesubstrate 101, may be utilized to cover portions of thesubstrate 101 and expose other portions of thesubstrate 101 to be removed to form thefirst trenches 103. All such methods are fully intended to be included in the scope of the present embodiments. - Once a masking layer has been formed and patterned, the
first trenches 103 are formed in thesubstrate 101. The exposedsubstrate 101 may be removed through a suitable process such as reactive ion etching (RIE) in order to form thefirst trenches 103 in thesubstrate 101, although any suitable process may be used. - However, as one of ordinary skill in the art will recognize, the process described above to form the
first trenches 103 is merely one potential process, and is not meant to be the only embodiment. Rather, any suitable process through which thefirst trenches 103 may be formed may be utilized and any suitable process, including any number of masking and removal steps may be used. - In addition to forming the
first trenches 103, the masking and etching process formsfins 107 from those portions of thesubstrate 101 that remain unremoved. For convenience, thefins 107 have been illustrated in the figures as being separated from thesubstrate 101 by a dashed line, although a physical indication of the separation may or may not be present. Thesefins 107 may be used, as discussed below, to form channel regions of subsequently formed multiple-gate FinFET transistors. WhileFIG. 1 only illustrates threefins 107 formed from thesubstrate 101, any number offins 107 may be utilized. Thefins 107 may be spaced apart from one another such that each of thefins 107 forms a separate channel region, while still being close enough to share a common gate (discussed further below). - Once the
first trenches 103 and thefins 107 have been formed, thefirst trenches 103 may be filled with a dielectric material and the dielectric material may be recessed within thefirst trenches 103 to form thefirst isolation regions 105. The dielectric material may be an oxide material, a high-density plasma (HDP) oxide, or the like. The dielectric material may be formed, after an optional cleaning and lining of thefirst trenches 103, using either a chemical vapor deposition (CVD) method (e.g., the HARP process), a high density plasma CVD method, or any other suitable method of formation as is known in the art. - The
first isolation regions 105 may be formed by overfilling thefirst trenches 103 and thesubstrate 101 with the dielectric material and then removing the excess material outside of thefirst trenches 103 and thefins 107 through a suitable process such as chemical mechanical polishing (CMP), an etch, a combination of these, or the like. In an embodiment, the removal process removes any dielectric material that is located over thefins 107 as well, so that the removal of the dielectric material will expose the surface of thefins 107 to further processing steps. - After the
first isolation regions 105 are formed, the dielectric material in thefirst isolation regions 105 may be recessed away from the top surfaces of thefins 107. The recessing may be performed to expose at least a portion of the sidewalls of thefins 107 adjacent the top surfaces of thefins 107. The dielectric material may be recessed using a wet etch by dipping the top surfaces of thefins 107 into an etchant such as HF, although other etchants, such as H2, and other methods, such as a reactive ion etch, a dry etch with etchants such as NH3/NF3, a chemical oxide removal, a dry chemical clean, or the like may be used. The recessing may remove any leftover dielectric material located over thefins 107 to ensure that thefins 107 are exposed for further processing. - As one of ordinary skill in the art will recognize, however, the steps described above may be only part of the overall process flow used to fill and recess the dielectric material. For example, lining steps, cleaning steps, annealing steps, gap-filling steps, combinations of these, or the like may also be utilized to form and fill the
first trenches 103 with the dielectric material. All of the potential process steps are fully intended to be included within the scope of the present embodiment. - After the
first isolation regions 105 have been formed,dummy gate dielectrics 109 are formed over thefirst isolation regions 105 and thefins 107,dummy gate electrodes 111 are formed over thedummy gate dielectrics 109, andfirst spacers 113 are formed on sidewalls of thedummy gate dielectrics 109 and thedummy gate electrodes 111. In an embodiment, thedummy gate dielectrics 109 may be formed by thermal oxidation, chemical vapor deposition (CVD), sputtering, or any other methods known and used in the art for forming a gate dielectric. Depending on the technique used to form thedummy gate dielectrics 109, the thickness of thedummy gate dielectrics 109 formed on top surfaces of thefins 107 may differ from the thickness of thedummy gate dielectrics 109 formed on sidewalls of thefins 107. - The
dummy gate dielectrics 109 may comprise a material such as silicon dioxide or silicon oxynitride. Thedummy gate dielectrics 109 may be formed from a high permittivity (high-k) material (e.g., with a relative permittivity greater than about 5) such as lanthanum oxide (La2O3), aluminum oxide (Al2O3), hafnium oxide (HfO2), hafnium oxynitride (HfON), zirconium oxide (ZrO2), combinations thereof, or the like. Additionally, any combination of silicon dioxide, silicon oxynitride, and/or high-k materials may also be used for thedummy gate dielectrics 109. - The
dummy gate electrodes 111 may comprise a conductive material and may be selected from a group comprising of W, Al, Cu, AlCu, Ti, TiAlN, TaC, TaCN, TaSiN, Mn, Zr, TiN, Ta, TaN, Co, Ni, combinations of these, or the like. Thedummy gate electrodes 111 may be deposited by chemical vapor deposition (CVD), sputter deposition, or other techniques known and used in the art for depositing conductive materials. Thedummy gate electrodes 111 may have non-planar top surfaces as deposited, and may be planarized prior to patterning thedummy gate electrodes 111 or prior to performing a gate etch. Ions may or may not be introduced into thedummy gate electrodes 111. Ions may be introduced, for example, by ion implantation techniques. - Once formed, the
dummy gate dielectrics 109 and thedummy gate electrodes 111 may be patterned to form a series of dummy gate stacks 115 over thefins 107. The dummy gate stacks 115 define multiple channel regions located on each side of thefins 107 beneath thedummy gate dielectrics 109. The dummy gate stacks 115 may be formed by depositing and patterning a gate mask (not separately illustrated) on thedummy gate electrodes 111 using, for example, deposition and photolithography techniques known in the art. The gate mask may incorporate commonly used masking and sacrificial materials, such as (but not limited to) silicon oxide, silicon oxynitride, SiCON, SiC, SiOC, and/or silicon nitride. Thedummy gate electrodes 111 and thedummy gate dielectrics 109 may be etched using a dry etching process to form the patterned dummy gate stacks 115. - Once the dummy gate stacks 115 have been patterned, the
first spacers 113 may be formed. Thefirst spacers 113 may be formed on opposing sides of the dummy gate stacks 115. Thefirst spacers 113 are typically formed by blanket depositing a spacer layer (not separately illustrated inFIG. 1 ) on the previously formed structure. The spacer layer may comprise SiN, oxynitride, SiC, SiON, SiOCN, SiOC, oxide, or the like and may be formed by methods utilized to form such a layer, such as chemical vapor deposition (CVD), plasma enhanced CVD, sputter deposition, and other methods known in the art. The spacer layer may comprise a different material with different etch characteristics or the same material as the dielectric material within thefirst isolation regions 105. The spacer layer may then be patterned, such as by one or more etches to remove the spacer layer from the horizontal surfaces of the structure, forming thefirst spacers 113. -
FIGS. 2A-2B illustrate a removal of thefins 107 from those areas not protected by the dummy gate stacks 115 and thefirst spacers 113 and a growth of source/drain regions 201 (withFIG. 2B illustrating a cross-sectional view ofFIG. 2A along line B-B′). The removal of thefins 107 from those areas not protected by the dummy gate stacks 115 and thefirst spacers 113 may be performed by a reactive ion etch (RIE) using the dummy gate stacks 115 and thefirst spacers 113 as hard masks, or by any other suitable removal process. The removal may be continued until thefins 107 are planar with top surfaces of thefirst isolation regions 105 or recessed below the top surfaces of thefirst isolation regions 105. - The source/
drain regions 201 may then be grown on thefins 107. The source/drain regions 201 may be grown to form stressors that will impart stress into the channel regions of thefins 107 located underneath the dummy gate stacks 115. In an embodiment, wherein thefins 107 include silicon and the FinFET is a p-type device, the source/drain regions 201 may be regrown through a selective epitaxial process with a material such as silicon or silicon germanium that has a different lattice constant than the channel regions. The epitaxial growth process may use precursors such as silane, dichlorosilane, germane, and the like, and may continue for between about 5 minutes and about 120 minutes, such as about 30 minutes. In other embodiments, the source/drain regions 201 may comprise materials such as GaAs, GaP, GaN, InP, InAs, InSb, GaAsP, AlGaN, AlInAs, AlGaAs, GaInAs, GaInP, GaInAsP, combinations thereof, or the like. - Once the source/
drain regions 201 are formed, dopants may be implanted into the source/drain regions 201 by implanting appropriate dopants to complement the dopants in thefins 107. For example, p-type dopants such as boron, gallium, indium, or the like may be implanted to form a PMOS device. According to various embodiments, n-type dopants such as phosphorous, arsenic, antimony, or the like may be implanted to form an NMOS device. These dopants may be implanted using the dummy gate stacks 115 and thefirst spacers 113 as masks. It should be noted that one of ordinary skill in the art will realize that many other processes, steps, or the like may be used to implant the dopants. For example, one of ordinary skill in the art will realize that a plurality of implants may be performed using various combinations of spacers and liners to form source/drain regions having a specific shape or characteristic suitable for a particular purpose. Any of these processes may be used to implant the dopants, and the above description is not meant to limit the present embodiments to the steps presented above. -
FIG. 2A also illustrates a formation of an inter-layer dielectric (ILD) layer 203 (illustrated in dashed lines inFIG. 2A to illustrate the underlying structures) over the dummy gate stacks 115 and the source/drain regions 201. TheILD layer 203 may include silicon dioxide, a low-k dielectric material, such as silicon oxynitride, phosphosilicate glass (PSG), borosilicate glass (BSG), borophosphosilicate glass (BPSG), undoped silicate glass (USG), fluorinated silicate glass (FSG), organosilicate glasses (OSG), SiOxCy, Spin-On-Glass, Spin-On-Polymers, silicon carbon material, a compound thereof, a composite thereof, the like, or a combination thereof. TheILD layer 203 may be formed using a process such as PECVD, although other processes, such as LPCVD, may be used. Once formed, theILD layer 203 may be planarized with thefirst spacers 113 using, e.g., a planarization process such as chemical mechanical polishing, although any suitable process may be utilized. - After the formation of the
ILD layer 203, the material of thedummy gate electrodes 111 and thedummy gate dielectrics 109 may be removed and replaced to form gate stacks 205. In an embodiment, thedummy gate electrodes 111 may be removed using, e.g., a wet or dry etching process that utilizes etchants that are selective to the material of thedummy gate electrodes 111. However, any suitable removal process may be utilized. - Once the
dummy gate electrodes 111 have been removed, the openings left behind may be refilled to form the gate stacks 205. In a particular embodiment, the gate stacks 205 include firstdielectric material 211,first metal material 213,second metal material 215, andthird metal material 217. In an embodiment, the firstdielectric material 211 is a high-k material such as HfO2, HfSiO, HfSiON, HfTaO, HfTiO, HfZrO, LaO, ZrO, Ta2O5, combinations of these, or the like, deposited through a process such as atomic layer deposition, chemical vapor deposition, or the like. - The
first metal material 213 may be formed adjacent to the firstdielectric material 211 and may be formed from a metallic material such as Ti, TiAlN, TaC, TaCN, TaSiN, Mn, Zr, TiN, TaN, Ru, Mo, WN, other metal oxides, metal nitrides, metal silicates, transition metal-oxides, transition metal-nitrides, transition metal-silicates, oxynitrides of metals, metal aluminates, zirconium silicate, zirconium aluminate, combinations of these, or the like. Thefirst metal material 213 may be referred to as a first work function layer. Thefirst metal material 213 may be deposited using a deposition process such as atomic layer deposition, chemical vapor deposition, sputtering, or the like, although any suitable deposition process may be used. - The
second metal material 215 may be formed adjacent to thefirst metal material 213 and, in a particular embodiment, may be similar to thefirst metal material 213. For example, thesecond metal material 215 may be formed from a metallic material such as Ti, TiAlN, TaC, TaCN, TaSiN, Mn, Zr, TiN, TaN, Ru, Mo, WN, other metal oxides, metal nitrides, metal silicates, transition metal-oxides, transition metal-nitrides, transition metal-silicates, oxynitrides of metals, metal aluminates, zirconium silicate, zirconium aluminate, combinations of these, or the like. Thesecond metal material 215 may be referred to as a second work function layer. Additionally, thesecond metal material 215 may be deposited using a deposition process such as atomic layer deposition, chemical vapor deposition, sputtering, or the like, although any suitable deposition process may be used. - In the above embodiments, the gate stacks 205 include two work function layers (e.g., the
first metal material 213 and the second metal material 215); however, the disclosure is not limited thereto. In some embodiments, the gate stacks 205 may include one work function layer, or more than two work function layers. For NMOS devices, thefirst metal material 213 and thesecond metal material 215 may include Ti, Ag, Al, TiAlMo, Ta, TaN, TiAlC, TiAlN, TaC, TaCN, TiAl, TaSiN, Mn, Zr, or combinations thereof. For PMOS devices, thefirst metal material 213 and thesecond metal material 215 may include TiN, W, Ta, Ni, Pt, Ru, Mo, Al, WN, or combinations thereof. - The
third metal material 217 fills a remainder of the openings left behind by the removal of thedummy gate electrodes 111. In an embodiment, thethird metal material 217 is a metallic material such as W, Al, Cu, AlCu, Ti, TiAlN, TaC, TaCN, TaSiN, Mn, Zr, TiN, Ta, TaN, Co, Ni, combinations of these, or the like, and may be deposited using a deposition process such as atomic layer deposition, chemical vapor deposition, sputtering, or the like to fill and/or overfill the openings left behind by the removal of thedummy gate electrodes 111. Any suitable material and deposition process may be used for thethird metal material 217. - Once the openings left behind by the removal of the
dummy gate electrodes 111 have been filled, the materials may be planarized in order to remove any material that is outside of the openings left behind by the removal of thedummy gate electrodes 111. In a particular embodiment, the removal may be performed using a planarization process such as chemical mechanical polishing. However, any suitable planarization and removal process may be utilized. - After the materials of the gate stacks 205 have been formed and planarized, the materials of the gate stacks 205 may be recessed and capped with a
capping layer 221. In an embodiment, the materials of the gate stacks 205 may be recessed using, e.g., a wet or dry etching process that utilizes etchants selective to the materials of the gate stacks 205; however, any suitable process may be used to etch the gate stacks 205. - Once the materials of the gate stacks 205 have been recessed, the
capping layer 221 may be deposited and planarized along with thefirst spacers 113. In an embodiment, thecapping layer 221 is a material such as SiN, SiON, SiCON, SiC, SiOC, combinations of these, or the like, deposited using a deposition process such as atomic layer deposition, chemical vapor deposition, sputtering, or the like. Thecapping layer 221 may be deposited and then planarized using a planarization process such as chemical mechanical polishing (CMP) such that thecapping layer 221 is planar with thefirst spacers 113. -
FIG. 3 illustrates a formation of afirst opening 305 through theILD layer 203 in order to expose the source/drain regions 201 in preparation for formation of a first contact 401 (not illustrated inFIG. 3 but illustrated and described below with respect toFIG. 4 ). Additionally, for convenience, thegate stack 205 is illustrated in a simplified form without showing the additional layers. In an embodiment, thefirst opening 305 may be formed by initially placing and patterning ahardmask 301 over the source/drain regions 201. In an embodiment, thehardmask 301 may be a dielectric material such as silicon nitride, although any suitable masking material may be utilized. - Once the
hardmask 301 has been placed, thehardmask 301 is patterned. In an embodiment,hardmask 301 may be patterned by depositing and then exposing a photosensitive material onto thehardmask 301. The impact of the energy will cause a chemical reaction in those parts of the photosensitive material that were impacted by the patterned energy source, thereby modifying the physical properties of the exposed portions of the photoresist such that the physical properties of the exposed portions of the photosensitive material are different from the physical properties of the unexposed portions of the photosensitive material. The photosensitive material may then be developed with, e.g., a developer (not separately illustrated), in order to separate the exposed portion of the photosensitive material from the unexposed portion of the photosensitive material, and then thehardmask 301 may be patterned using an anisotropic etch and the photosensitive material as a mask. - Once the
hardmask 301 has been patterned, thefirst opening 305 may be formed using thehardmask 301 as a mask. In an embodiment, thefirst opening 305 may be formed using a first etching process 303 (represented inFIG. 3 by a wavy line), which may be an anisotropic etching process such as a reactive ion etch process. However, any suitable process, such as a wet etching process, and any suitable reactants may be used. As illustrated inFIG. 3 , thefirst opening 305 may expose an upper surface of the source/drain region 201. In other embodiments, thefirst opening 305 may extend at least partially into the source/drain region 201, such that the upper surface of the source/drain region 201 is recessed. As further illustrated inFIG. 3 , thefirst opening 305 may have a first width at a point adjacent to an upper surface of theILD layer 203 and a second width at a point adjacent the bottom surface of theILD layer 203, wherein the first width is greater than the second width. - Once the
first opening 305 has been formed, thehardmask 301 may be removed. In an embodiment, thehardmask 301 may be removed using, e.g., a wet or dry etching process that uses an etchant selective to the material of thehardmask 301. However, any suitable removal process may also be utilized. -
FIG. 4 illustrates a formation of thefirst contact 401. Optionally, prior to formation of thefirst contact 401, a silicide contact (not separately illustrated) may be formed. The silicide contact may include titanium, nickel, cobalt, or erbium in order to reduce the Schottky barrier height of the contact. However, other metals, such as platinum, palladium, and the like, may also be used. The silicidation may be performed by blanket deposition of an appropriate metal layer, followed by an annealing step, which causes the metal to react with the underlying exposed silicon. Unreacted metal is then removed, such as with a selective etch process. - In an embodiment, the
first contact 401 may be a conductive material such as Co, W, Al, Cu, Ti, Ta, Ru, TiN, TiAl, TiAlN, TaN, TaC, NiSi, CoSi, combinations of these, or the like, although any suitable material may be deposited into thefirst opening 305 using a deposition process such as sputtering, chemical vapor deposition, electroplating, electroless plating, or the like, to fill and/or overfill thefirst opening 305 formed by thefirst etching process 303. Once filled or overfilled, any deposited material outside of thefirst opening 305 formed by thefirst etching process 303 may be removed using a planarization process such as chemical mechanical polishing (CMP). However, any suitable material and process of formation may be utilized. -
FIG. 5 illustrates aCMP system 500, which may be used to remove the excess conductive material of thefirst contact 401 from the surface of thecapping layer 221 and thefirst spacers 113, thereby isolating thefirst contact 401 in thefirst opening 305. TheCMP system 500 may include loadlocks 501 and one ormore platens 503. Theloadlocks 501 may be used for loading thesubstrate 101 into theCMP system 500, and then unloading thesubstrate 101 once the CMP process has been completed. Theplatens 503 may be used for polishing and removing the conductive material of thefirst contact 401 in one or more steps. -
FIGS. 6A-6C illustrate aCMP process 600 and the result of theCMP process 600. In an embodiment, the substrate 101 (along with the overfilled conductive material of the first contact 401) may be loaded into theCMP system 500 through theloadlocks 501 and passed to theplatens 503 for a removal of the conductive material of the first contact 401 (seeFIG. 5 ). Once at the platens 503 (and as illustrated inFIG. 6A ), thesubstrate 101 may be connected to afirst carrier 601, which faces thesubstrate 101 and thefirst contact 401 towards afirst polishing pad 603 connected to one of theplatens 503. - The
first polishing pad 603 may be a hard polishing pad that may be utilized for a relatively quick removal of the conductive material of thefirst contact 401. In an embodiment, thefirst polishing pad 603 may be a single layer or composite layer of materials such as polyurethane or polyurethane mixed with fillers, and may have a hardness of about 50 or greater on the Shore D Hardness scale. The surface of thefirst polishing pad 603 may be a roughened surface with micropores within it. However, any other suitable polishing pad may be used to remove the conductive material of thefirst contact 401 from the surface of thecapping layer 221 and the first spacers 113 (as illustrated inFIG. 6B ). - During the
CMP process 600 thefirst carrier 601 may press the surface of thefirst contact 401 against thefirst polishing pad 603. Thesubstrate 101 and thefirst polishing pad 603 are each rotated against each other, either in the same direction or else counter-rotated in opposite directions. By rotating thefirst polishing pad 603 and thesubstrate 101 against each other, thefirst polishing pad 603 mechanically grinds away the conductive material of thefirst contact 401, thereby effectuating a removal of the conductive material of thefirst contact 401. Additionally, in some embodiments thefirst carrier 601 may move thesubstrate 101 back and forth along a radius of thefirst polishing pad 603. - Additionally, the mechanical grinding of the
first polishing pad 603 may be assisted by use of aCMP slurry 605, which may be dispensed onto thefirst polishing pad 603 through aslurry dispensing system 607. In an embodiment, theCMP slurry 605 may comprise a first reactant, a first inhibitor (e.g., a CMP inhibitor), an abrasive, a first surfactant, and a first solvent. The first reactant may be a chemical that will chemically react with the conductive material of thefirst contact 401 in order to assist thefirst polishing pad 603 in grinding away the conductive material of thefirst contact 401, such as an oxidizer. The first reactant may be hydrogen peroxide, although any other suitable reactant, such as hydroxylamine, periodic acid, ammonium persulfate, other periodates, iodates, peroxomonosulfates, peroxymonosulfuric acid, perborates, malonamide, combinations of these, and the like, that will aid in the removal of the conductive material of thefirst contact 401 may be utilized. - The first inhibitor may be any suitable chemical that will help to prevent corrosion or excess etching of the conductive material of the
first contact 401 in order to enhance CMP performance (e.g., prevent dishing). In an embodiment, the first inhibitor may include phosphoric esters, sulfuric esters, tetrazoles, diazoles, triazoles, combinations of these, or the like. However, these embodiments are not intended to be limited to these inhibitors, as any suitable inhibitor may be utilized as the first inhibitor. - The abrasive may be any suitable particulate that, in conjunction with the
first polishing pad 603, aids in the removal of the conductive material of thefirst contact 401. In an embodiment, the abrasive may be silica (e.g., silicon oxide) with a particle size of between about 0.1 μm and about 150 nm. However, any other suitable abrasive, such as aluminum oxide, cerium oxide, polycrystalline diamond, polymer particles such as polymethacrylate or polymethacryclic, combinations of these, or the like, may be utilized and are fully intended to be included within the scope of the embodiments. - The first surfactant may be utilized to help disperse the first reactant and abrasive within the
CMP slurry 605 and prevent the abrasive from agglomerating during the CMP process. In an embodiment, the first surfactant may include sodium salts of polyacrylic acid, potassium oleate, sulfosuccinates, sulfosuccinate derivatives, sulfonated amines, sulfonated amides, sulfates of alcohols, alkylanyl sulfonates, carboxylated alcohols, alkylamino propionic acids, alkyliminodipropionic acids, potassium oleate, sulfosuccinates, sulfosuccinate derivatives, sulfates of alcohols, alkylanyl sulfonates, carboxylated alcohols, sulfonated amines, sulfonated amides, alkylamino propionic acids, alkyliminodipropionic acids, combinations of these, or the like. However, these embodiments are not intended to be limited to these surfactants, as any suitable surfactant may be utilized as the first surfactant. - The remainder of the
CMP slurry 605 may be a first solvent that may be utilized to combine the first reactant, the first inhibitor, the abrasive, and the first surfactant and allow the mixture to be moved and dispersed onto thefirst polishing pad 603. In an embodiment, the first solvent of theCMP slurry 605 may be a solvent such as deionized water or an alcohol. However, any other suitable solvent may be utilized. - Once combined, the
CMP slurry 605 may be dispensed onto thefirst polishing pad 603 by theslurry dispensing system 607 in order to assist in the removal of the conductive material of thefirst contact 401. The first reactant may react with the material of thefirst contact 401 to form a sacrificial oxide layer including the material of the first contact 401 (not shown) along the exposed surface of the conductive material of thefirst contact 401. The sacrificial oxide layer may then be removed by the grinding effect of thefirst polishing pad 603 along with the assistance of the abrasives within theCMP slurry 605. Using this process, a removal of the conductive material of thefirst contact 401 may be performed, and may be continued until the conductive material of thefirst contact 401 is removed from the upper surface of thecapping layer 221 and thefirst spacers 113, and thecapping layer 221 and thefirst spacers 113 are exposed. - Following the
CMP process 600, theCMP slurry 605 may be removed from the top surface of thesubstrate 101. For example, theCMP slurry 605 may be removed from the surface of thesubstrate 101 by ceasing dispensing of theCMP slurry 605 from theslurry dispensing system 607 while thefirst carrier 601 continues to rotate thesubstrate 101. -
FIG. 6B illustrates the result of theCMP process 600. As illustrated, theCMP process 600 removes the conductive material of thefirst contact 401 from the surface of thecapping layer 221 and thefirst spacers 113, and thefirst contact 401 is isolated within thefirst opening 305. However, as one of ordinary skill in the art will recognize, the above description of a removing of the excess conductive material of thefirst contact 401 outside of thefirst opening 305 in a single processing step is merely an illustrative example and is not intended to be limiting upon the embodiments. Any number of removal processes and any number of platens may be utilized to remove the conductive material of thefirst contact 401, such as a bulk CMP process on a first platen, a fine CMP process on a second platen, and a buffing CMP process on a third platen, and all such combinations are fully intended to be included within the scope of the embodiments. -
FIG. 6C (although not to scale) illustrates an enlarged view of the surface of thefirst contact 401 following theCMP process 600. As illustrated, following theCMP process 600, a plurality ofindividual inhibitor molecules 615 of the first inhibitor may be left on the surface of thefirst contact 401. Thefirst contact 401 includes a plurality of conductivematerial atoms 613 disposed at an outermost surface of thefirst contact 401 and a bulkconductive material 611 making up the remainder of thefirst contact 401. Theinhibitor molecules 615 are bonded or otherwise attached to the plurality of conductivematerial atoms 613, while theconductive material atoms 613 are bonded to the bulkconductive material 611. - Following the
CMP process 600, theinhibitor molecules 615 may cause various problems in subsequent processing systems if they are not removed or are incompletely removed from the surface of thefirst contact 401. For example, theinhibitor molecules 615 may affect the wettability and cleanability of thefirst contact 401, may interfere with subsequent steps (e.g., chemical vapor deposition), may provide poor adhesion to deposited layers, or the like. -
FIG. 7 illustrates an application of aCMP cleaning solution 701 on the top surface of thesubstrate 101. TheCMP cleaning solution 701 may be used in a cleaning process to clean the surface of thesubstrate 101. More specifically, theCMP cleaning solution 701 may be used to remove theinhibitor molecules 615 and any other residue from theCMP process 600 from the surface of thefirst contact 401. - The
CMP cleaning solution 701 may be applied to the top surface of thesubstrate 101. More specifically, theCMP cleaning solution 701 may be applied on the top surfaces of thefirst contact 401, thefirst spacers 113, and thecapping layer 221. TheCMP cleaning solution 701 may be applied through a nozzle in a spin-on process; although any suitable application, such as a brush, a sponge, a pencil brush, combinations of these, or the like may be used. TheCMP cleaning solution 701 may be applied continuously throughout the cleaning process, or may be applied intermittently. The CMP cleaning solution may be applied at a flow rate of between about 0 ml/min and about 2500 ml/min, such as about 1500 ml/min. - During the cleaning process, the top surface of the
substrate 101 may be scrubbed by a scrubber (not separately illustrated). The scrubber may be a brush, a sponge, a pencil brush, combinations thereof, or the like. Thesubstrate 101 and the scrubber may each be rotated against each other, either in the same direction or else counter-rotated in opposite directions. By rotating the scrubber and thesubstrate 101 against each other, the scrubber mechanically cleans away residue from theCMP slurry 605 left on the surface of thefirst contact 401, thereby helping to effectuate a cleaning of thefirst contact 401. The cleaning process may be performed at a temperature of between about 10° C. and about 35° C., such as about 25° C. The cleaning process may be continuous or intermittent, and may continue for about 30 seconds, about 60 seconds, less than a minute, or any other time. - The
CMP cleaning solution 701 may comprise a plurality ofchelator molecules 805, a plurality ofcarrier molecules 803, a second inhibitor, a second surfactant, and a second solvent. Thechelator molecules 805 are used to remove theconductive material atoms 613 and theinhibitor molecules 615 from the surface of the bulkconductive material 611. For example, thechelator molecules 805 may attack theconductive material atoms 613 and bond to theconductive material atoms 613 to remove theconductive material atoms 613 and theinhibitor molecules 615 from the surface of the bulkconductive material 611. - In an embodiment, the
chelator molecules 805 may comprise histidine, aspartic acid, and glycine, combinations of these, or the like. Thechelator molecules 805 may comprise about 2 percent by weight or less than about 2 percent by weight of theCMP cleaning solution 701. These embodiments are not intended to be limited to these chelator molecules, as any suitable chelator molecules may be utilized as thechelator molecules 805. - The plurality of
carrier molecules 803 are used to prevent theinhibitor molecules 615 from re-bonding or otherwise re-attaching to the surface of the bulkconductive material 611 once theinhibitor molecules 615 have been removed from the surface of the bulkconductive material 611 by thechelator molecules 805. Thecarrier molecules 803 may be referred to as ring-shaped molecules, a host, or an encapsulant. Thecarrier molecules 803 may form host-guest complexes with theinhibitor molecules 615 or encapsulate theinhibitor molecules 615 such that theinhibitor molecules 615 are solubilized in thecleaning solution 701. - The
carrier molecules 803 may include at least one ring and may be ring-shaped molecules. The exterior and an interior cavity of thecarrier molecules 803 may have different hydrophilicities. For example, in some embodiments, the exterior of thecarrier molecules 803 may be hydrophilic and the interior cavity may be less hydrophilic. In some other embodiments, the exterior of thecarrier molecules 803 may be hydrophilic and the interior cavity may be hydrophobic. Thus theinhibitor molecules 615, which may be hydrophobic, may be bonded with, physically adsorbed on, or otherwise encapsulated within the interior cavity of thecarrier molecules 803, while the exterior of the complex of thecarrier molecules 803 and theinhibitor molecules 615 remains water-soluble. - According to various embodiments, the
carrier molecules 803 may be selected based on the size of theinhibitor molecules 615. For example, thecarrier molecules 803 may be selected such that the size of the interior cavity corresponds to the size of theinhibitor molecules 615. - Accordingly, in an embodiment in which the
inhibitor molecules 615 comprise phosphoric esters, thecarrier molecules 803 may comprise cyclodextrines, cucurbiturils, calixarenes, pillararenes, combinations of these, or the like. According to an embodiment, thecarrier molecules 803 may comprise α-cyclodextrin (e.g., a 6-membered cyclodextrin molecule), β-cyclodextrin (e.g., a 7-membered cyclodextrin molecule), γ-cyclodextrin (e.g., a 8-membered cyclodextrin molecule), combinations thereof, or the like. - α-cyclodextrin, β-cyclodextrin, and γ-cyclodextrin each have different-sized interior cavities. Thus, in various embodiments, the
cleaning solution 701 may comprise any combination of α-cyclodextrin, β-cyclodextrin, and γ-cyclodextrin depending on the size of theinhibitor molecules 615 present in theCMP slurry 605. For example, thecleaning solution 701 may comprise between 0 and about 5 weight percent α-cyclodextrin, such as about 1 weight percent α-cyclodextrin; between 0 and about 5 weight percent β-cyclodextrin, such as about 1 weight percent β-cyclodextrin; and between 0 and about 5 weight percent γ-cyclodextrin, such as about 1 weight percent γ-cyclodextrin. However, any suitable combination may be utilized. - The
carrier molecules 803 may comprise less than about 10 percent by weight of theCMP cleaning solution 701. For example, thecarrier molecules 803 may comprise about 1 percent by weight of theCMP cleaning solution 701. These embodiments are not intended to be limited to these carrier molecules, as any suitable carrier molecule may be utilized as the plurality ofcarrier molecules 803. - The second inhibitor is an inhibitor different from the first inhibitor. The second inhibitor may be any suitable chemical that will prevent the
inhibitor molecules 615 removed from the surface of the bulkconductive material 611 by thechelator molecules 805 from aggregating and redepositing on the surface of the bulkconductive material 611. Molecules of the second inhibitor may bond with molecules of theinhibitor molecules 615 removed from the surface of the bulkconductive material 611, thereby disrupting pi-pi interactions between theinhibitor molecules 615 and the molecules of the bulkconductive material 611. In an embodiment, the second inhibitor may comprise benzotriazole, aniline, and pyridine, combinations of these, or the like. - The presence of the
carrier molecules 803 in thecleaning solution 701 may help to reduce the amount of the second inhibitor used in thecleaning solution 701. For example, when thecarrier molecules 803 are included in thecleaning solution 701, the second inhibitor may comprise about 1 percent by weight or less than about 1 percent by weight of theCMP cleaning solution 701. These embodiments are not intended to be limited to these inhibitors, as any suitable inhibitor different from the first inhibitor may be utilized as the second inhibitor. - The second surfactant may be utilized to help disperse the
chelator molecules 805, thecarrier molecules 803, and the second inhibitor within theCMP cleaning solution 701 and also prevent the components of theCMP cleaning solution 701 from agglomerating during the cleaning process. In an embodiment, the second surfactant may include sodium salts of polyacrylic acid, potassium oleate, sulfosuccinates, sulfosuccinate derivatives, sulfonated amines, sulfonated amides, sulfates of alcohols, alkylanyl sulfonates, carboxylated alcohols, alkylamino propionic acids, alkyliminodipropionic acids, potassium oleate, sulfosuccinates, sulfosuccinate derivatives, sulfates of alcohols, alkylanyl sulfonates, carboxylated alcohols, sulfonated amines, sulfonated amides, alkylamino propionic acids, alkyliminodipropionic acids, combinations of these, or the like. The second surfactant may comprise about 2 percent by weight or less than about 2 percent by weight of theCMP cleaning solution 701. These embodiments are not intended to be limited to these surfactants, as any suitable surfactant may be utilized as the second surfactant. - The remainder of the
CMP cleaning solution 701 may be a second solvent that may be utilized to combine thechelator molecules 805, thecarrier molecules 803, the second inhibitor, and the second surfactant and allow the mixture to be moved and dispersed onto the surface of thesubstrate 101. In an embodiment, the second solvent may be a solvent such as deionized water or an alcohol. However, any other suitable solvent may be utilized. - Following the cleaning process, the
CMP cleaning solution 701 may be removed from the top surface of thesubstrate 101. For example, theCMP cleaning solution 701 may be removed from the top surface of thesubstrate 101 by discontinuing the application of theCMP cleaning solution 701 while the continuing to rotate thesubstrate 101. -
FIGS. 8A-8D (although not to scale) illustrate enlarged views of the cleaning process utilizing theCMP cleaning solution 701.FIG. 8A illustrates the surface of thefirst contact 401 following the deposition of theCMP cleaning solution 701. As shown inFIG. 8A , the surface of thefirst contact 401 comprisesinhibitor molecules 615 bonded or otherwise attached to conductivematerial atoms 613, which, in turn, are bonded to the bulkconductive material 611. TheCMP cleaning solution 701 comprisescarrier molecules 803 andchelator molecules 805. In some embodiments, thecarrier molecules 803 may be referred to as hosts. -
FIG. 8B illustrates one of thechelator molecules 805 attacking one of theconductive material atoms 613. Each of thechelator molecules 805 may attack one of theconductive material atoms 613 to remove theconductive material atom 613 and one of theinhibitor molecules 615 attached to theconductive material atom 613 from the bulkconductive material 611. Thechelator molecules 805 may remove all of theconductive material atoms 613 or at least some of theconductive material atoms 613 from the bulkconductive material 611. According to at least one embodiment, thechelator molecules 805 may remove a one-atom thick layer of theconductive material atoms 613 from the bulkconductive material 611 such that the surface of the bulkconductive material 611 is free of theinhibitor molecules 615. Thechelator molecules 805 may remove theconductive material atoms 613 and theinhibitor molecules 615 from the surface of the bulkconductive material 611 by bonding with, binding, or otherwise attaching to theconductive material atoms 613. -
FIG. 8C illustrates one of theinhibitor molecules 615 bonded to one of thecarrier molecules 803 and one of theconductive material atoms 613 bonded to one of thechelator molecules 805. After theconductive material atoms 613 and theinhibitor molecules 615 are removed from the bulkconductive material 611, thechelator molecules 805 may bond to theconductive material atoms 613 to form a plurality ofchelator complexes 809. Theinhibitor molecules 615, now free from theconductive material atoms 613, may be encapsulated by, bonded to, physically adsorbed by or otherwise attached to the interior cavity of thecarrier molecules 803 to form a plurality of host-guest complexes 807. More specifically, theinhibitor molecules 615 may be hydrophobic, the interior cavity of thecarrier molecules 803 may be hydrophobic, and theinhibitor molecules 615 may bind to, be encapsulated by, or be physically adsorbed onto the interior cavity of thecarrier molecules 803. -
FIG. 8D illustrates the host-guest complexes 807 and thechelator complexes 809 in theCMP cleaning solution 701 after all of theconductive material atoms 613 have been removed from the surface of the bulkconductive material 611. As shown inFIG. 8D , theinhibitor molecules 615 may be removed from the surface of the bulk conductive material and encapsulated by thecarrier molecules 803 to form the host-guest complexes 807. Theconductive material atoms 613 may be bonded to thechelator molecules 805 to form thechelator complexes 809. - Once the cleaning process is complete, the
CMP cleaning solution 701 may be removed from the top surface of thesubstrate 101. For example, in an embodiment in which theCMP cleaning solution 701 is applied using a spin-on process, theCMP cleaning solution 701 may be removed from the top surface of thesubstrate 101 by discontinuing the application of theCMP cleaning solution 701 while the continuing to rotate thesubstrate 101. - In comparison with conventional cleaning processes, cleaning the surface of the
substrate 101 with theCMP cleaning solution 701 including thecarrier molecules 803 prevents metal corrosion and recessing of thefirst contact 401 by preventing theinhibitor molecules 615 from re-bonding or otherwise re-attaching to the surface of thefirst contact 401. The presence of thecarrier molecules 803 in theCMP cleaning solution 701 may also help to reduce the amount of the second inhibitor included in the CMP cleaning solution. The second inhibitor used in conventional cleaning processes may comprise toxic amines. Because thecarrier molecules 803 are derived from natural products and are biocompatible, the use of thecarrier molecules 803 in theCMP cleaning solution 701 may reduce the amount of toxic amines used in the cleaning process according to the embodiments. Moreover, thecarrier molecules 803 are derived from natural products and are biocompatible. Thus, the use of theCMP cleaning solution 701 including thecarrier molecules 803 reduces the amount of toxic amines used in conventional cleaning processes. -
FIG. 9 illustrates an application of a rinsingliquid 901 on the top surface of thesubstrate 101. The rinsingliquid 901 may be used in a rinsing process to rinse the surface of thesubstrate 101. More specifically, the rinsingliquid 901 may be used to rinse anyCMP cleaning solution 701, includinginhibitor molecules 615 and conductivematerial atoms 613 dissolved therein, from the surface of thesubstrate 101. The rinsingliquid 901 may comprise deionized (DI) water, alcohol, combinations thereof, or the like. - The rinsing
liquid 901 may be applied to the top surface of thesubstrate 101. More specifically, the rinsingliquid 901 may be applied on the top surfaces of thefirst contact 401, thefirst spacers 113, and thecapping layer 221. The rinsingliquid 901 may be applied through a nozzle in a spin-on process; although any suitable application, such as through a brush, a sponge, a pencil brush, combinations of these, or the like may be utilized. The rinsingliquid 901 may be applied continuously throughout the rinsing process, or may be applied intermittently. The cleaning process may be performed at a temperature of between about 10° C. and about 35° C., such as about 25° C. The rinsing process may be continuous or intermittent, and may continue for about 30 seconds, about 60 seconds, less than a minute, or any other time. - Following the rinsing process, the rinsing
liquid 901 may be removed from the top surface of thesubstrate 101. For example, in an embodiment in which the rinsingliquid 901 is applied using a spin-on process, the rinsingliquid 901 may be removed from the top surface of thesubstrate 101 by discontinuing the application of the rinsingliquid 901 while the continuing to rotate thesubstrate 101. -
FIG. 10 illustrates an application of a drying liquid 1001 on the top surface of thesubstrate 101. The drying liquid 1001 may be used in a drying process to dry the surface of thesubstrate 101. More specifically, the drying liquid 1001 may be used to dry any rinsing liquid 901 from the surface of thesubstrate 101. The drying liquid 1001 may comprise an alcohol, such as isopropyl alcohol (IPA) or the like. - The drying liquid 1001 may be applied to the top surface of the
substrate 101. More specifically, the drying liquid 1001 may be applied on the top surfaces of thefirst contact 401, thefirst spacers 113, and thecapping layer 221. The drying liquid 1001 may be applied through a nozzle in a spin-on process; although any suitable application, such as through a brush, a sponge, a pencil brush, combinations of these, or the like may be utilized. The drying liquid 1001 may be applied continuously throughout the drying process, or may be applied intermittently. The drying process may be performed at a temperature of between about 15° C. and about 40° C., such as about 25° C. The drying process may be continuous or intermittent, and may continue for about 30 seconds, about 60 seconds, less than a minute, or any other time. - Following the drying process, the drying liquid 1001 may be removed from the top surface of the
substrate 101. For example, in an embodiment in which the drying liquid 1001 is applied using a spin-on process, the drying liquid 1001 may be removed from the top surface of thesubstrate 101 by discontinuing the application of the drying liquid 1001 while the continuing to rotate thesubstrate 101. The drying liquid 1001 may evaporate or boil from the surface of thesubstrate 101. -
FIG. 11 illustrates a flow diagram of a method of cleaning the surface of asubstrate 101. Thesubstrate 101 may comprise asemiconductor device 100. Thesemiconductor device 100 may be a FinFET, a planar FET, a horizontal gate-all-around (HGAA) FET, a vertical gate-all-around (VGAA) FET, or any other device. Instep 1102, the surface of thesubstrate 101 undergoes a chemical mechanical polishing (CMP)process 600. TheCMP process 600 removes excess conductive material formed on the top surface of thesubstrate 101 and planarizes the top surface of thesubstrate 101. - In
step 1104, aCMP cleaning solution 701 is dispensed over the top surface of thesubstrate 101 while the top surface of thesubstrate 101 is scrubbed with a scrubber and thesubstrate 101 is rotated. TheCMP cleaning solution 701 may be dispensed through a nozzle in a spin-on process; although any suitable application, such as through a brush, a sponge, a pencil brush, combinations thereof, or the like may be utilized. The scrubber may be a brush, a sponge, a pencil brush, combinations thereof, or the like. TheCMP cleaning solution 701 may be dispensed through the scrubber. The processes ofstep 1104 may be continuous or intermittent and may continue for about 30 seconds, 60 seconds, less than a minute, or any other time. - In
step 1106, the surface of thesubstrate 101 is rinsed with a rinsing liquid 901 to remove theCMP cleaning solution 701 from the surface of thesubstrate 101. Instep 1108, the surface of thesubstrate 101 is dried with a drying liquid 1001 to remove any remainingCMP cleaning solution 701 and rinsing liquid 901 from the surface of thesubstrate 101. - The foregoing broadly outlines some aspects of embodiments described herein. Some embodiments described herein are described in the context of performing a chemical mechanical polishing (CMP) process on a
first contact 401 in a fin field-effect transistor (FinFET). However, implementations of aspects of the present disclosure may be used in other processes, in other devices, and/or for other layers. For example, other example devices can include planar FETs, horizontal gate-all-around (HGAA) FETs, vertical gate-all-around (VGAA) FETs, and other devices. The methods and cleaning solutions described above may be used to planarize other dielectric layers, other contacts (e.g., a gate contact, a source contact, or the like), metal vias, metal lines, or any other layers in semiconductor devices. A person having ordinary skill in the art will readily understand other modifications that may be made, which are contemplated within the scope of other embodiments. Although method embodiments may be described in a particular order, various other method embodiments may be performed in any logical order and may include fewer or more steps than what is described. - In an embodiment, a method for cleaning a semiconductor device includes polishing a material from a first surface of the semiconductor device and cleaning the first surface with a cleaning solution. The cleaning solution includes a host having at least one ring. The host has a hydrophilic exterior and a hydrophobic interior. In an embodiment, cleaning the first surface further includes scrubbing the first surface with a scrubber selected from the group consisting of a brush, a sponge, and a pencil brush. In an embodiment, cleaning the first surface further includes rotating the semiconductor device. In an embodiment, the method further includes rinsing the first surface with deionized water. In an embodiment, the method further includes drying the first surface with isopropyl alcohol. In an embodiment, the host forms a host-guest complex with a CMP inhibitor disposed on the first surface of the semiconductor device. In an embodiment, the host includes cyclodextrin.
- In accordance with another embodiment, a method for manufacturing a semiconductor device includes bonding an inhibitor to a conductive material atom disposed on the surface of the semiconductor device, reacting a chelator molecule with the conductive material atom to remove the inhibitor from the surface of the semiconductor device, and encapsulating the inhibitor with an encapsulant. In an embodiment, the encapsulant prevents the inhibitor from being re-deposited on the surface of the semiconductor device. In an embodiment, the conductive material atom comprises cobalt. In an embodiment, the encapsulant comprises cyclodextrin. In an embodiment, the method further includes rinsing the surface of the semiconductor device with a rinsing liquid. In an embodiment, the method further includes drying the surface of the semiconductor device with a drying liquid. In an embodiment, the rinsing liquid comprises water. In an embodiment, the drying liquid comprises isopropyl alcohol.
- In accordance with yet another embodiment, a chemical mechanical polishing cleaning solution includes a chelator and a plurality of carrier molecules. The plurality of carrier molecules includes ring-shaped molecules having a hydrophilic exterior and a hydrophobic interior. In an embodiment, the plurality of carrier molecules includes cyclodextrin. In an embodiment, the plurality of carrier molecules is selected from the group consisting of α-cyclodextrin, β-cyclodextrin, and γ-cyclodextrin. In an embodiment, the plurality of carrier molecules is present in an amount of less than 1 percent by weight of the solution. In an embodiment, the chelator is present in the amount of less than 2 percent by weight of the solution.
- The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/172,939 US11773353B2 (en) | 2017-11-30 | 2021-02-10 | Semiconductor device cleaning solution, method of use, and method of manufacture |
US18/359,364 US20230365903A1 (en) | 2017-11-30 | 2023-07-26 | Semiconductor Device Cleaning Solution, Method of Use, and Method of Manufacture |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201762592891P | 2017-11-30 | 2017-11-30 | |
US16/152,965 US10961487B2 (en) | 2017-11-30 | 2018-10-05 | Semiconductor device cleaning solution, method of use, and method of manufacture |
US17/172,939 US11773353B2 (en) | 2017-11-30 | 2021-02-10 | Semiconductor device cleaning solution, method of use, and method of manufacture |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/152,965 Division US10961487B2 (en) | 2017-11-30 | 2018-10-05 | Semiconductor device cleaning solution, method of use, and method of manufacture |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US18/359,364 Division US20230365903A1 (en) | 2017-11-30 | 2023-07-26 | Semiconductor Device Cleaning Solution, Method of Use, and Method of Manufacture |
Publications (2)
Publication Number | Publication Date |
---|---|
US20210163859A1 true US20210163859A1 (en) | 2021-06-03 |
US11773353B2 US11773353B2 (en) | 2023-10-03 |
Family
ID=66634913
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/152,965 Active US10961487B2 (en) | 2017-11-30 | 2018-10-05 | Semiconductor device cleaning solution, method of use, and method of manufacture |
US17/172,939 Active US11773353B2 (en) | 2017-11-30 | 2021-02-10 | Semiconductor device cleaning solution, method of use, and method of manufacture |
US18/359,364 Pending US20230365903A1 (en) | 2017-11-30 | 2023-07-26 | Semiconductor Device Cleaning Solution, Method of Use, and Method of Manufacture |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/152,965 Active US10961487B2 (en) | 2017-11-30 | 2018-10-05 | Semiconductor device cleaning solution, method of use, and method of manufacture |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US18/359,364 Pending US20230365903A1 (en) | 2017-11-30 | 2023-07-26 | Semiconductor Device Cleaning Solution, Method of Use, and Method of Manufacture |
Country Status (3)
Country | Link |
---|---|
US (3) | US10961487B2 (en) |
CN (1) | CN109860020A (en) |
TW (1) | TW201931454A (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115595217B (en) * | 2022-10-08 | 2024-04-30 | 浙江奥首材料科技有限公司 | Stable solution containing hydroxylamine, semiconductor cleaning solution containing hydroxylamine, preparation method and application thereof |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050211953A1 (en) * | 2003-07-30 | 2005-09-29 | Jha Sunil C | Polishing slurries and methods for chemical mechanical polishing |
US20060293208A1 (en) * | 2005-06-23 | 2006-12-28 | Egbe Matthew I | Composition for removal of residue comprising cationic salts and methods using same |
US20160300730A1 (en) * | 2015-04-09 | 2016-10-13 | Qualsig Incorporation | Cu-Low K Cleaning and Protection Compositions |
US20160351388A1 (en) * | 2014-02-05 | 2016-12-01 | Entegris, Inc. | Non-amine post-cmp compositions and method of use |
US20160376532A1 (en) * | 2015-06-23 | 2016-12-29 | Enf Technology Co., Ltd. | Cleaner composition |
US20200024554A1 (en) * | 2018-07-20 | 2020-01-23 | Entegris, Inc. | Cleaning composition with corrosion inhibitor |
US20200231900A1 (en) * | 2017-10-10 | 2020-07-23 | Mitsubishi Chemical Corporation | Cleaning liquid, cleaning method, and method for producing semiconductor wafer |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4002327A1 (en) * | 1990-01-26 | 1991-08-01 | Wacker Chemitronic | METHOD FOR THE WET-CHEMICAL TREATMENT OF SEMICONDUCTOR SURFACES AND SOLUTION FOR ITS IMPLEMENTATION |
DE10051350A1 (en) * | 2000-10-17 | 2002-04-25 | Henkel Kgaa | Dry cleaning of textiles and hard surfaces using a novel cleaning material, comprises a flat article (especially a textile web) with a functional substance chemically or physically fixed to it |
US20040074518A1 (en) * | 2002-10-22 | 2004-04-22 | Texas Instruments Incorporated | Surfactants for post-chemical mechanical polishing storage and cleaning |
US7947637B2 (en) * | 2006-06-30 | 2011-05-24 | Fujifilm Electronic Materials, U.S.A., Inc. | Cleaning formulation for removing residues on surfaces |
US8685909B2 (en) * | 2006-09-21 | 2014-04-01 | Advanced Technology Materials, Inc. | Antioxidants for post-CMP cleaning formulations |
TWI611047B (en) * | 2006-12-21 | 2018-01-11 | 恩特葛瑞斯股份有限公司 | Liquid cleaner for the removal of post-etch residues |
US20090291873A1 (en) * | 2008-05-22 | 2009-11-26 | Air Products And Chemicals, Inc. | Method and Composition for Post-CMP Cleaning of Copper Interconnects Comprising Noble Metal Barrier Layers |
US7947130B2 (en) * | 2009-10-24 | 2011-05-24 | Wai Mun Lee | Troika acid semiconductor cleaning compositions and methods of use |
WO2013061771A1 (en) * | 2011-10-24 | 2013-05-02 | 株式会社 フジミインコーポレーテッド | Composition for polishing purposes, polishing method using same, and method for producing substrate |
GB201412955D0 (en) * | 2014-07-22 | 2014-09-03 | Aqdot Ltd | Supramolecular capsules |
CN107075411A (en) * | 2014-09-18 | 2017-08-18 | 应用材料公司 | The method and apparatus cleaned using CMP after the high efficiency of the viscous fluid through design |
TWI673357B (en) * | 2016-12-14 | 2019-10-01 | 美商卡博特微電子公司 | Composition and method for removing residue from chemical-mechanical planarization substrate |
-
2018
- 2018-10-05 US US16/152,965 patent/US10961487B2/en active Active
- 2018-11-06 CN CN201811313609.9A patent/CN109860020A/en active Pending
- 2018-11-27 TW TW107142191A patent/TW201931454A/en unknown
-
2021
- 2021-02-10 US US17/172,939 patent/US11773353B2/en active Active
-
2023
- 2023-07-26 US US18/359,364 patent/US20230365903A1/en active Pending
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050211953A1 (en) * | 2003-07-30 | 2005-09-29 | Jha Sunil C | Polishing slurries and methods for chemical mechanical polishing |
US20060293208A1 (en) * | 2005-06-23 | 2006-12-28 | Egbe Matthew I | Composition for removal of residue comprising cationic salts and methods using same |
US20160351388A1 (en) * | 2014-02-05 | 2016-12-01 | Entegris, Inc. | Non-amine post-cmp compositions and method of use |
US20160300730A1 (en) * | 2015-04-09 | 2016-10-13 | Qualsig Incorporation | Cu-Low K Cleaning and Protection Compositions |
US20160376532A1 (en) * | 2015-06-23 | 2016-12-29 | Enf Technology Co., Ltd. | Cleaner composition |
US20200231900A1 (en) * | 2017-10-10 | 2020-07-23 | Mitsubishi Chemical Corporation | Cleaning liquid, cleaning method, and method for producing semiconductor wafer |
US20200024554A1 (en) * | 2018-07-20 | 2020-01-23 | Entegris, Inc. | Cleaning composition with corrosion inhibitor |
Also Published As
Publication number | Publication date |
---|---|
TW201931454A (en) | 2019-08-01 |
US20190161711A1 (en) | 2019-05-30 |
CN109860020A (en) | 2019-06-07 |
US10961487B2 (en) | 2021-03-30 |
US20230365903A1 (en) | 2023-11-16 |
US11773353B2 (en) | 2023-10-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9553161B2 (en) | Mechanism for forming metal gate structure | |
US20160181163A1 (en) | Method and Structure for Metal Gates | |
US10529629B2 (en) | Methods of forming metal gates | |
US11114339B2 (en) | Method for reducing metal plug corrosion and device | |
US11652005B2 (en) | Semiconductor device with cut metal gate and method of manufacture | |
US20230377898A1 (en) | Methods for reducing scratch defects in chemical mechanical planarization | |
US11973117B2 (en) | Semiconductor device | |
US20230365903A1 (en) | Semiconductor Device Cleaning Solution, Method of Use, and Method of Manufacture | |
US11978664B2 (en) | Polishing interconnect structures in semiconductor devices | |
US11984323B2 (en) | CMP system and method of use | |
US20220384245A1 (en) | Methods of Forming an Abrasive Slurry and Methods for Chemical-Mechanical Polishing | |
CN110148562B (en) | Pseudo grid removing method of FDSOI device | |
US10510555B2 (en) | Mechanism for manufacturing semiconductor device | |
CN106033714A (en) | Forming method of semiconductor structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: APPLICATION DISPATCHED FROM PREEXAM, NOT YET DOCKETED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |