US20210082830A1 - Crystal grains copper columnar shape pattern electrical connected to a semiconductor die - Google Patents
Crystal grains copper columnar shape pattern electrical connected to a semiconductor die Download PDFInfo
- Publication number
- US20210082830A1 US20210082830A1 US16/572,609 US201916572609A US2021082830A1 US 20210082830 A1 US20210082830 A1 US 20210082830A1 US 201916572609 A US201916572609 A US 201916572609A US 2021082830 A1 US2021082830 A1 US 2021082830A1
- Authority
- US
- United States
- Prior art keywords
- layer
- seed layer
- semiconductor die
- conductive
- copper
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 173
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 title claims abstract description 76
- 239000013078 crystal Substances 0.000 title claims abstract description 36
- 229910052802 copper Inorganic materials 0.000 title claims description 63
- 239000010949 copper Substances 0.000 title claims description 63
- 238000001465 metallisation Methods 0.000 claims abstract description 163
- 238000000034 method Methods 0.000 claims description 60
- 238000005538 encapsulation Methods 0.000 claims description 47
- 230000008569 process Effects 0.000 claims description 46
- 238000007747 plating Methods 0.000 claims description 34
- 238000009713 electroplating Methods 0.000 claims description 13
- 238000004519 manufacturing process Methods 0.000 claims description 12
- 239000000654 additive Substances 0.000 claims description 10
- 230000000996 additive effect Effects 0.000 claims description 9
- 238000000151 deposition Methods 0.000 claims description 7
- 150000001875 compounds Chemical class 0.000 claims description 3
- 230000000149 penetrating effect Effects 0.000 claims description 3
- 125000003118 aryl group Chemical group 0.000 claims description 2
- 239000003792 electrolyte Substances 0.000 claims description 2
- 125000001072 heteroaryl group Chemical group 0.000 claims description 2
- 239000000126 substance Substances 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 629
- 239000000463 material Substances 0.000 description 86
- 239000000758 substrate Substances 0.000 description 62
- 230000015572 biosynthetic process Effects 0.000 description 44
- 238000005755 formation reaction Methods 0.000 description 44
- 239000011229 interlayer Substances 0.000 description 20
- 229920002120 photoresistant polymer Polymers 0.000 description 14
- 229910000679 solder Inorganic materials 0.000 description 14
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 13
- 239000003989 dielectric material Substances 0.000 description 13
- 229910052710 silicon Inorganic materials 0.000 description 13
- 239000010703 silicon Substances 0.000 description 13
- 229910052751 metal Inorganic materials 0.000 description 9
- 239000002184 metal Substances 0.000 description 9
- 238000002161 passivation Methods 0.000 description 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 8
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 8
- 238000000206 photolithography Methods 0.000 description 8
- 229910052719 titanium Inorganic materials 0.000 description 8
- 239000010936 titanium Substances 0.000 description 8
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 7
- 238000005530 etching Methods 0.000 description 7
- 238000012360 testing method Methods 0.000 description 7
- JPVYNHNXODAKFH-UHFFFAOYSA-N Cu2+ Chemical compound [Cu+2] JPVYNHNXODAKFH-UHFFFAOYSA-N 0.000 description 6
- 239000002019 doping agent Substances 0.000 description 6
- 101100242304 Arabidopsis thaliana GCP1 gene Proteins 0.000 description 5
- 101100412054 Arabidopsis thaliana RD19B gene Proteins 0.000 description 5
- 101100412055 Arabidopsis thaliana RD19C gene Proteins 0.000 description 5
- 101100355967 Arabidopsis thaliana RDL3 gene Proteins 0.000 description 5
- 239000004642 Polyimide Substances 0.000 description 5
- 101150118301 RDL1 gene Proteins 0.000 description 5
- 101150054209 RDL2 gene Proteins 0.000 description 5
- ARUVKPQLZAKDPS-UHFFFAOYSA-L copper(II) sulfate Chemical compound [Cu+2].[O-][S+2]([O-])([O-])[O-] ARUVKPQLZAKDPS-UHFFFAOYSA-L 0.000 description 5
- 230000008021 deposition Effects 0.000 description 5
- 229920002577 polybenzoxazole Polymers 0.000 description 5
- 229920001721 polyimide Polymers 0.000 description 5
- 229920000642 polymer Polymers 0.000 description 5
- 101100355968 Arabidopsis thaliana RDL4 gene Proteins 0.000 description 4
- 229910000881 Cu alloy Inorganic materials 0.000 description 4
- VEXZGXHMUGYJMC-UHFFFAOYSA-N Hydrochloric acid Chemical compound Cl VEXZGXHMUGYJMC-UHFFFAOYSA-N 0.000 description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- 239000000853 adhesive Substances 0.000 description 4
- 230000001070 adhesive effect Effects 0.000 description 4
- 239000000956 alloy Substances 0.000 description 4
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 4
- 239000011248 coating agent Substances 0.000 description 4
- 238000000576 coating method Methods 0.000 description 4
- 229910001431 copper ion Inorganic materials 0.000 description 4
- 229910000365 copper sulfate Inorganic materials 0.000 description 4
- 230000015654 memory Effects 0.000 description 4
- 229910021645 metal ion Inorganic materials 0.000 description 4
- 239000007769 metal material Substances 0.000 description 4
- 239000005360 phosphosilicate glass Substances 0.000 description 4
- 238000005240 physical vapour deposition Methods 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 229910052814 silicon oxide Inorganic materials 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 3
- 239000005388 borosilicate glass Substances 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 238000002425 crystallisation Methods 0.000 description 3
- 230000008025 crystallization Effects 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 239000012212 insulator Substances 0.000 description 3
- 229910001092 metal group alloy Inorganic materials 0.000 description 3
- 238000000465 moulding Methods 0.000 description 3
- 239000001301 oxygen Substances 0.000 description 3
- 229910052760 oxygen Inorganic materials 0.000 description 3
- 238000004806 packaging method and process Methods 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 229920005989 resin Polymers 0.000 description 3
- 239000011347 resin Substances 0.000 description 3
- 238000004544 sputter deposition Methods 0.000 description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 3
- 229910052721 tungsten Inorganic materials 0.000 description 3
- 239000010937 tungsten Substances 0.000 description 3
- 238000012795 verification Methods 0.000 description 3
- VEXZGXHMUGYJMC-UHFFFAOYSA-M Chloride anion Chemical compound [Cl-] VEXZGXHMUGYJMC-UHFFFAOYSA-M 0.000 description 2
- 239000004593 Epoxy Substances 0.000 description 2
- LYCAIKOWRPUZTN-UHFFFAOYSA-N Ethylene glycol Chemical compound OCCO LYCAIKOWRPUZTN-UHFFFAOYSA-N 0.000 description 2
- 239000012790 adhesive layer Substances 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 238000004380 ashing Methods 0.000 description 2
- 150000001768 cations Chemical class 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 239000003822 epoxy resin Substances 0.000 description 2
- 238000011049 filling Methods 0.000 description 2
- 238000000227 grinding Methods 0.000 description 2
- 229910010272 inorganic material Inorganic materials 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 238000005272 metallurgy Methods 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 238000012858 packaging process Methods 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 229920000647 polyepoxide Polymers 0.000 description 2
- 239000000523 sample Substances 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- -1 silicon nitride Chemical class 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- FULCXPQDMXUVSB-UHFFFAOYSA-N 3-(3-sulfanylpropylsulfonyloxy)propane-1-sulfonic acid Chemical compound OS(=O)(=O)CCCOS(=O)(=O)CCCS FULCXPQDMXUVSB-UHFFFAOYSA-N 0.000 description 1
- LMPMFQXUJXPWSL-UHFFFAOYSA-N 3-(3-sulfopropyldisulfanyl)propane-1-sulfonic acid Chemical compound OS(=O)(=O)CCCSSCCCS(O)(=O)=O LMPMFQXUJXPWSL-UHFFFAOYSA-N 0.000 description 1
- OBDVFOBWBHMJDG-UHFFFAOYSA-N 3-mercapto-1-propanesulfonic acid Chemical compound OS(=O)(=O)CCCS OBDVFOBWBHMJDG-UHFFFAOYSA-N 0.000 description 1
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 1
- 238000012935 Averaging Methods 0.000 description 1
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- QPLDLSVMHZLSFG-UHFFFAOYSA-N Copper oxide Chemical compound [Cu]=O QPLDLSVMHZLSFG-UHFFFAOYSA-N 0.000 description 1
- 239000005751 Copper oxide Substances 0.000 description 1
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- HCHKCACWOHOZIP-UHFFFAOYSA-N Zinc Chemical compound [Zn] HCHKCACWOHOZIP-UHFFFAOYSA-N 0.000 description 1
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 1
- 239000002390 adhesive tape Substances 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011651 chromium Substances 0.000 description 1
- 239000004927 clay Substances 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 229920001577 copolymer Polymers 0.000 description 1
- 229910000431 copper oxide Inorganic materials 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 229910001873 dinitrogen Inorganic materials 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 238000004070 electrodeposition Methods 0.000 description 1
- 238000010894 electron beam technology Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 239000000945 filler Substances 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- LNEPOXFFQSENCJ-UHFFFAOYSA-N haloperidol Chemical compound C1CC(O)(C=2C=CC(Cl)=CC=2)CCN1CCCC(=O)C1=CC=C(F)C=C1 LNEPOXFFQSENCJ-UHFFFAOYSA-N 0.000 description 1
- WGCNASOHLSPBMP-UHFFFAOYSA-N hydroxyacetaldehyde Natural products OCC=O WGCNASOHLSPBMP-UHFFFAOYSA-N 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 150000002484 inorganic compounds Chemical class 0.000 description 1
- 229910003475 inorganic filler Inorganic materials 0.000 description 1
- 239000011256 inorganic filler Substances 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000010884 ion-beam technique Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000005304 joining Methods 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 238000003698 laser cutting Methods 0.000 description 1
- 229910052749 magnesium Inorganic materials 0.000 description 1
- 239000011777 magnesium Substances 0.000 description 1
- WPBNNNQJVZRUHP-UHFFFAOYSA-L manganese(2+);methyl n-[[2-(methoxycarbonylcarbamothioylamino)phenyl]carbamothioyl]carbamate;n-[2-(sulfidocarbothioylamino)ethyl]carbamodithioate Chemical compound [Mn+2].[S-]C(=S)NCCNC([S-])=S.COC(=O)NC(=S)NC1=CC=CC=C1NC(=S)NC(=O)OC WPBNNNQJVZRUHP-UHFFFAOYSA-L 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 239000005011 phenolic resin Substances 0.000 description 1
- 229920001568 phenolic resin Polymers 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229920000058 polyacrylate Polymers 0.000 description 1
- 229920001515 polyalkylene glycol Polymers 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 229910052712 strontium Inorganic materials 0.000 description 1
- CIOAGBVUUVVLOB-UHFFFAOYSA-N strontium atom Chemical compound [Sr] CIOAGBVUUVVLOB-UHFFFAOYSA-N 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 229910052718 tin Inorganic materials 0.000 description 1
- 239000011135 tin Substances 0.000 description 1
- MAKDTFFYCIMFQP-UHFFFAOYSA-N titanium tungsten Chemical compound [Ti].[W] MAKDTFFYCIMFQP-UHFFFAOYSA-N 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 229910052725 zinc Inorganic materials 0.000 description 1
- 239000011701 zinc Substances 0.000 description 1
- 229910052726 zirconium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02516—Crystal orientation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76871—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
- H01L21/76873—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers for electroplating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3135—Double encapsulation or coating and encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3171—Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
- H01L23/5283—Cross-sectional geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/07—Structure, shape, material or disposition of the bonding areas after the connecting process
- H01L24/09—Structure, shape, material or disposition of the bonding areas after the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68318—Auxiliary support including means facilitating the separation of a device or wafer from the auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0233—Structure of the redistribution layers
- H01L2224/02331—Multilayer structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02372—Disposition of the redistribution layers connecting to a via connection in the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02373—Layout of the redistribution layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02381—Side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/111—Manufacture and pre-treatment of the bump connector preform
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13005—Structure
- H01L2224/13008—Bump connector integrally formed with a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81009—Pre-treatment of the bump connector or the bonding area
- H01L2224/8103—Reshaping the bump connector in the bonding apparatus, e.g. flattening the bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
- H01L23/293—Organic, e.g. plastic
- H01L23/295—Organic, e.g. plastic containing a filler
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- Semiconductor devices and integrated circuits are typically manufactured on a single semiconductor wafer.
- the dies of the wafer may be processed and packaged with other semiconductor devices or dies at the wafer level, and various technologies have been developed for the wafer level packaging (e.g. formation of redistribution circuit structure/layer).
- such packages may further be integrated to a semiconductor substrate or carrier after dicing. Therefore, the reliability of the electrical performance within an internal component (e.g. a redistribution circuit structure) within each package becomes important.
- FIG. 1 to FIG. 6 and FIG. 8 to FIG. 15 are schematic cross-sectional views of various stages in a manufacturing method of a package structure in accordance with some embodiments of the disclosure.
- FIG. 7A is an enlarged, schematic cross-sectional view of a portion of a conductive pattern depicted in FIG. 6 .
- FIG. 7B is an enlarged, schematic top view of a portion of a conductive pattern depicted in FIG. 6 .
- FIG. 16 is a schematic cross-sectional view of a package structure in accordance with some exemplary embodiments of the disclosure.
- FIG. 17 is a schematic cross-sectional view of a package structure in accordance with some exemplary embodiments of the disclosure.
- FIG. 18 is a schematic cross-sectional view of a package structure in accordance with some exemplary embodiments of the disclosure.
- FIG. 19 is a schematic cross-sectional view of a package structure in accordance with some exemplary embodiments of the disclosure.
- FIG. 20 is a schematic cross-sectional view of a package structure in accordance with some exemplary embodiments of the disclosure.
- FIG. 21 is a schematic diagram illustrating an electroplating apparatus for performing an electrochemically plating process in accordance with some exemplary embodiments of the disclosure.
- first and second features are formed in direct contact
- additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
- disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- spatially relative terms such as “beneath”, “below”, “lower”, “over”, “above”, “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
- the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
- the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- testing structures may be included to aid in the verification testing of the 3D packaging or 3DIC devices.
- the testing structures may include, for example, test pads formed in a redistribution layer or on a substrate that allows the testing of the 3D packaging or 3DIC, the use of probes and/or probe cards, and the like.
- the verification testing may be performed on intermediate structures as well as the final structure.
- the structures and methods disclosed herein may be used in conjunction with testing methodologies that incorporate intermediate verification of known good dies to increase the yield and decrease costs.
- FIG. 1 to FIG. 6 and FIG. 8 to FIG. 15 are schematic cross-sectional views of various stages in a manufacturing method of a package structure in accordance with some embodiments of the disclosure.
- FIG. 7A is an enlarged, schematic cross-sectional view of a portion of a conductive pattern depicted in FIG. 6 .
- FIG. 7B is an enlarged, schematic top view of a portion of a conductive pattern depicted in FIG. 6 .
- the manufacturing method is part of a packaging process.
- more than one (semiconductor) chips or dies are shown to represent plural (semiconductor) chips or dies of the wafer, and one (semiconductor) package structure is shown to represent plural (semiconductor) package structures obtained following the (semiconductor) manufacturing method, however the disclosure is not limited thereto.
- one or more than one (semiconductor) chips or dies are shown to represent plural (semiconductor) chips or dies of the wafer, and one or more than one (semiconductor) package structure are shown to represent plural (semiconductor) package structures obtained following the (semiconductor) manufacturing method, however the disclosure is not limited thereto.
- a carrier 112 with a debond layer 114 and a buffer layer 116 coated thereon is provided.
- the carrier 112 may be a glass carrier or any suitable carrier for carrying a semiconductor wafer or a reconstituted wafer for the manufacturing method of the semiconductor package.
- the debond layer 114 is disposed on the carrier 112 , and the material of the debond layer 114 may be any material suitable for bonding and debonding the carrier 112 from the above layer(s) (e.g. the buffer layer 116 depicted in FIG. 1 ) or bonding and debonding any wafer(s) (e.g. the carrier 112 depicted in FIG. 1 ) disposed thereon.
- the debond layer 114 may include a release layer (such as a light-to-heat conversion (“LTHC”) layer) or an adhesive layer (such as an ultra-violet curable adhesive or a heat curable adhesive layer).
- LTHC light-to-heat conversion
- the buffer layer 116 is disposed on the debond layer 114 , and the debond layer 114 is located between the carrier 112 and the buffer layer 116 .
- the buffer layer 116 may be a dielectric material layer.
- the buffer layer 116 may be a polymer layer which made of polyimide (PI), polybenzoxazole (PBO), benzocyclobutene (BCB), or any other suitable polymer-based dielectric material.
- the buffer layer 116 may be Ajinomoto buildup film (ABF), solder resist film (SR), or the like.
- the top surface of the buffer layer 116 may be levelled and may have a high degree of coplanarity. However, the disclosure is not limited thereto; in other embodiments, the buffer layer 116 may be omitted.
- the debond layer 114 and the buffer layer 116 may be formed by a suitable fabrication technique such as spin-coating, lamination, deposition, or the like.
- suitable fabrication technique such as spin-coating, lamination, deposition, or the like. The disclosure is not specifically limited thereto.
- At least one semiconductor die is disposed on the carrier 112 .
- the at least one semiconductor die includes a plurality of semiconductor dies, such as a semiconductor die 130 - 1 , a semiconductor die 130 - 2 , and a semiconductor die 130 - 3 .
- the semiconductor dies 130 - 1 , 130 - 2 , 130 - 3 are referred to as semiconductor dies 130 .
- FIG. 1 the semiconductor dies 130 - 1 , 130 - 2 , 130 - 3 are referred to as semiconductor dies 130 .
- the semiconductor dies 130 are picked and placed over the carrier 112 and disposed on the buffer layer 116 .
- the semiconductor dies 130 - 1 , 130 - 2 , 130 - 3 are arranged aside to each other along a direction X, and the direction X is perpendicular to a stacking direction Z of the carrier 112 , the debond layer 114 , the buffer layer 116 , and the semiconductor dies 130 - 1 , 130 - 2 , 130 - 3 .
- the semiconductor dies 130 - 1 , 130 - 2 , 130 - 3 are arranged aside to each other along a direction Y, and the direction Y is different from the direction X and the stacking direction Z, and is perpendicular to the stacking direction Z.
- the semiconductor dies 130 - 1 , 130 - 2 , 130 - 3 each include a semiconductor substrate 130 s having an active surface 130 a and a backside surface 130 f opposite to the active surface 130 a, a plurality of pads 130 b distributed on the active surface 130 a, a passivation layer 130 c covering the active surface 130 a and a portion of the pads 130 b, a plurality of conductive vias 130 d connecting to the pads 130 b exposing by the passivation layer 130 c, and a protection layer 130 e disposed on the conductive vias 130 d.
- the pads 130 b, the passivation layer 130 c, the conductive vias 130 d, and the protection layer 130 e are formed on the semiconductor substrate 130 s.
- the pads 130 b are partially exposed by the passivation layer 130 c, the conductive vias 130 d are respectively disposed on and electrically connected to the pads 130 b, and the protection layer 130 e covers the passivation layer 130 c exposed by the conductive vias 130 d and the conductive vias 130 d.
- the disclosure may not be limited thereto.
- the conductive vias 130 d and the protection layer 130 e may be omitted.
- the semiconductor dies 130 - 1 , 130 - 2 , 130 - 3 each may include the semiconductor substrate 130 s having the active surface 130 a and the backside surface 130 f opposite to the active surface 130 a, the plurality of pads 130 b distributed on the active surface 130 a, and the passivation layer 130 c covering the active surface 130 a and a portion of the pads 130 b.
- the material of the semiconductor substrate 130 s may include a silicon substrate including active components (e.g., transistors and/or memories such as N-type metal-oxide semiconductor (NMOS) and/or P-type metal-oxide semiconductor (PMOS) devices, or the like) and/or passive components (e.g., resistors, capacitors, inductors or the like) formed therein.
- active components e.g., transistors and/or memories such as N-type metal-oxide semiconductor (NMOS) and/or P-type metal-oxide semiconductor (PMOS) devices, or the like
- passive components e.g., resistors, capacitors, inductors or the like
- such active components and passive components may be formed in a front-end-of-line (FEOL) process.
- the semiconductor substrate 130 s may be a bulk silicon substrate, such as a bulk substrate of monocrystalline silicon, a doped silicon substrate, an undoped silicon substrate, or a silicon-on-insulator (SOI) substrate, where the dopant of the doped silicon substrate may be an N-type dopant, a P-type dopant or a combination thereof.
- SOI silicon-on-insulator
- the semiconductor substrate 130 s may further include an interconnection structure (not shown) disposed on the active surface 130 a.
- the interconnection structure may include one or more inter-dielectric layers and one or more patterned conductive layers stacked alternately for providing routing function to the active components and the passive components embedded in the semiconductor substrate 130 s, where the pads 130 b may be referred to as an outermost layer of the patterned conductive layers.
- the interconnection structure may be formed in a back-end-of-line (BEOL) process.
- BEOL back-end-of-line
- the inter-dielectric layers may be silicon oxide layers, silicon nitride layers, silicon oxy-nitride layers, or dielectric layers formed by other suitable dielectric materials, and the inter-dielectric layers may be formed by deposition or the like.
- the patterned conductive layers may be patterned copper layers or other suitable patterned metal layers, and the patterned conductive layers may be formed by electroplating or deposition.
- the disclosure is not limited thereto.
- the pads 130 b are aluminum pads or other suitable metal pads, for example.
- the conductive vias 130 d are copper pillars, copper alloy pillar or other suitable metal pillars containing copper metal, for example.
- the passivation layer 130 c and the protection layer 130 e may be a PBO layer, a PI layer or other suitable polymers.
- the passivation layer 130 c and the protection layer 130 e may be made of inorganic materials, such as silicon oxide, silicon nitride, silicon oxynitride, or any suitable dielectric material.
- the material of the passivation layer 130 c can be the same or different from the material of the protection layer 130 e, for example.
- the at least one semiconductor die such as the semiconductor dies 130 (e.g. the semiconductor die 130 - 1 , the semiconductor die 130 - 2 and the semiconductor die 130 - 3 ), described herein may be referred to as a semiconductor chip or an integrated circuit (IC).
- the semiconductor dies 130 - 1 , 130 - 2 , 130 - 3 described herein may be semiconductor devices.
- the semiconductor dies 130 - 1 , 130 - 2 , 130 - 3 may include one or more digital chips, analog chips or mixed signal chips, such as application-specific integrated circuit (“ASIC”) chips, sensor chips, wireless and radio frequency (RF) chips, memory chips, logic chips or voltage regulator chips.
- ASIC application-specific integrated circuit
- RF radio frequency
- the at least one semiconductor die described herein may further include additional semiconductor die(s) of the same type or different types.
- the additional semiconductor die(s) may include digital chips, analog chips or mixed signal chips, such as ASIC chips, sensor chips, wireless and RF chips, memory chips, logic chips or voltage regulator chips. The disclosure is not limited thereto.
- the illustration of the semiconductor dies 130 e.g. the semiconductor dies 130 - 1 , 130 - 2 , 130 - 3 ) and other components throughout all figures is schematic and is not in scale.
- at least two of the semiconductor dies 130 e.g. the semiconductor dies 130 - 1 , 130 - 2 , 130 - 3
- at least two of the semiconductor dies 130 may be different from each other.
- the semiconductor dies 130 are respectively disposed on the buffer layer 116 with connecting films DA 1 , DA 2 , DA 3 .
- the backside surface 130 f of each of the semiconductor die 130 - 1 , the semiconductor die 130 - 2 and the semiconductor die 130 - 3 are respectively adhered to the buffer layer 116 by the connecting film DA 1 , the connecting film DA 2 and the connecting film DA 3 .
- the connecting film DA 1 is sandwiched between the backside surface 130 f of the semiconductor die 130 - 1 and the buffer layer 116
- the connecting film DA 2 is sandwiched between the backside surface 130 f of the semiconductor die 130 - 2 and the buffer layer 116
- the connecting film DA 3 is sandwiched between the backside surface 130 f of the semiconductor die 130 - 3 and the buffer layer 116 .
- the semiconductor dies 130 - 1 , 130 - 2 , 130 - 3 are stably adhered to the buffer layer 116 .
- the connecting films DA 1 , DA 2 , DA 3 may be, but not limited to, a die attach film or a layer made of adhesives, epoxy-based resin, acrylic polymer, other suitable insulating material, or the like, and which may be with or without fillers filled therein (such as silica, alumina, or the like).
- the connecting films DA 1 , DA 2 , DA 3 may be omitted, the disclosure is not limited thereto.
- each of the semiconductor dies 130 (e.g. the semiconductor dies 130 - 1 , 130 - 2 , 130 - 3 ) is then disposed on the debond layer 114 through the connecting films DA 1 , DA 2 , DA 3 , respectively.
- each of the semiconductor dies 130 (e.g. the semiconductor dies 130 - 1 , 130 - 2 , 130 - 3 ) is then disposed on the debond layer 114 through the buffer layer 116 , respectively.
- the semiconductor dies 130 are encapsulated in an insulating encapsulation 140 .
- the insulating encapsulation 140 is formed on the buffer layer 116 and over the carrier 112 .
- the insulating encapsulation 140 at least fills up the gaps between the semiconductor dies 130 (e.g. the semiconductor die 130 - 1 , the semiconductor die 130 - 2 and the semiconductor die 130 - 3 ) and the gaps between the connecting films DA 1 , DA 2 , DA 3 , for example.
- the insulating encapsulation 140 covers the semiconductor dies 130 . In other words, for example, the semiconductor dies 130 are not accessibly revealed by and embedded in the insulating encapsulation 140 .
- the insulating encapsulation 140 is a molding compound formed by a molding process.
- the insulating encapsulation 140 may include polymers (such as epoxy resins, phenolic resins, silicon-containing resins, or other suitable resins), dielectric materials, or other suitable materials.
- the insulating encapsulation 140 may include an acceptable insulating encapsulation material.
- the insulating encapsulation 140 may further include inorganic filler or inorganic compound (e.g. silica, clay, and so on) which can be added therein to optimize coefficient of thermal expansion (CTE) of the insulating encapsulation 140 .
- CTE coefficient of thermal expansion
- the insulating encapsulation 140 is planarized to form an insulating encapsulation 140 ′ exposing the semiconductor dies 130 .
- top surfaces 130 t of the semiconductor dies 130 including top surfaces S 130 d of the conductive vias 130 d and top surfaces S 130 e of the protection layer 130 e of each of the semiconductor dies 130 - 1 , 130 - 2 , 130 - 3 ) are exposed by a top surface 140 t of the insulating encapsulation 140 ′.
- the top surfaces 130 t of the semiconductor dies 130 become substantially leveled with the top surface 140 t of the insulating encapsulation 140 ′.
- the top surfaces 130 t of the semiconductor dies 130 and the top surface 140 t of the insulating encapsulation 140 ′ are substantially coplanar to each other.
- the semiconductor dies 130 are accessibly revealed by the insulating encapsulation 140 ′. That is, for example, the conductive vias 130 d of each of the semiconductor dies 130 - 1 , 130 - 2 , 130 - 3 are accessibly revealed by the insulating encapsulation 140 ′.
- sidewalls 130 sw of the semiconductor dies 130 are also covered by the insulating encapsulation 140 ′.
- the insulating encapsulation 140 may be planarized by mechanical grinding or chemical mechanical polishing (CMP), for example.
- CMP chemical mechanical polishing
- a cleaning step may be optionally performed, for example to clean and remove the residue generated from the planarizing step.
- the disclosure is not limited thereto, and the planarizing step may be performed through any other suitable method.
- the conductive vias 130 d and the protection layer 130 e of the semiconductor dies 130 - 1 , the semiconductor die 130 - 2 , and/or the semiconductor die 130 - 3 may also be planarized.
- the planarizing step may be, for example, performed on the over-molded insulating encapsulation 140 to level the top surface 140 t of the insulating encapsulation 140 ′ and the top surfaces 130 t of the semiconductor dies 130 (including the top surfaces S 130 d of the conductive vias 130 d and the top surfaces S 130 e of the protection layer 130 e of each of the semiconductor dies 130 - 1 , 130 - 2 , 130 - 3 ).
- a redistribution circuit structure 150 is formed on the semiconductor dies 130 and the insulating encapsulation 140 ′.
- the redistribution circuit structure 150 includes at least one dielectric layer 151 (e.g. a dielectric layer 151 - 1 , a dielectric layer 151 - 2 , a dielectric layer 151 - 3 and a dielectric layer 151 - 4 ), at least one seed layer 152 (e.g. a seed layer 152 - 1 , a seed layer 152 - 2 , a seed layer 152 - 3 and a seed layer 152 - 4 ), at least one seed layer 153 (e.g.
- the numbers of layers of the dielectric layer 151 , the seed layer 152 , the seed layer 153 , and the metallization layer 154 are not limited to what is depicted in FIG. 4 to FIG. 12 , where the numbers of the layers of the dielectric layer 151 , the seed layer 152 , the seed layer 153 and the metallization layer 154 may be one or more than one.
- a seed layer SLa is formed on the semiconductor dies 130 and the insulating encapsulation 140 ′.
- the seed layer SLa is formed on the semiconductor dies 130 and the insulating encapsulation 140 ′ in a form of a blanket layer made of metal or metal alloy materials, the disclosure is not limited thereto.
- the seed layer SLa is referred to as a metallic seed layer.
- a material of the seed layer SLa may include titanium.
- the seed layer SLa may be formed using, for example, sputtering, physical vapor deposition (PVD), or the like.
- a thickness Ta of the seed layer SLa is greater than 0 ⁇ and is less than or substantially equal to 2 k ⁇ .
- the seed layer SLa is conformally formed on the semiconductor dies 130 and the insulating encapsulation 140 ′ as a thin layer composed of titanium. As shown in FIG. 4 , in some embodiments, the seed layer SLa is in physical contact with the conductive vias 130 d of the semiconductor dies 130 and the top surface 140 t of the insulating encapsulation 140 ′.
- a seed layer SLb is formed on the seed layer SLa.
- the seed layer SLb is formed on the seed layer SLa in a form of a blanket layer made of metal or metal alloy materials, the disclosure is not limited thereto.
- the seed layer SLb is referred to as a metallic seed layer.
- a material of the seed layer SLb may include copper.
- the seed layer SLb may be formed using, for example, sputtering, PVD, or the like.
- a thickness Tb of the seed layer SLb is greater than 0 ⁇ and is less than or substantially equal to 10 k ⁇ .
- the seed layer SLb is conformally formed on the seed layer SLa as a thin layer composed of copper. As shown in FIG. 4 , in some embodiments, the seed layer SLb is in physical contact with the seed layer SLa. That is, for example, the seed layer SLa is sandwiched between the insulating encapsulation 140 ′ and the seed layer SLb and between the semiconductor dies 130 and the seed layer SLb.
- a sum of the thickness Ta of the seed layer SLa and the thickness Tb of the seed layer SLb is approximately ranging from 0.1 k ⁇ to 12 k ⁇ . In one embodiment, the thickness Tb of the seed layer SLb is greater than the thickness Ta of the seed layer SLa. In another embodiment, the thickness Tb of the seed layer SLb is substantially equal to the thickness Ta of the seed layer SLa. In other words, the thickness Ta of the seed layer SLa is less than the thickness Tb of the seed layer SLb.
- a resist layer PR is formed on the seed layer SLb, where the resist layer PR includes at least one opening OP, for example.
- a plurality of openings OP are formed in the resist layer PR.
- portions of the seed layer SLb are exposed by the openings OP formed in the resist layer PR, respectively.
- the number of the openings OP may, for example, correspond to the number of later-formed conductive structure(s) (such as a conductive pillar, a conductive via, a conductive trace, or a conductive segment). As shown in FIG.
- the resist layer PR may be formed by coating and photolithography processes or the like; however, the disclosure is not limited thereto.
- a material of the resist layer PR for example, includes a positive resist material or a negative resist material, that is suitable for a patterning process such as a photolithography process with a mask or a mask-less photolithography process (for instance, an electron-beam (e-beam) writing or an ion-beam writing).
- the resist layer PR is referred to as a photoresist layer.
- the metallization layer 154 - 1 is formed over the seed layer SLb and in the openings OP of the resist layer PR.
- the material of the metallization layer 154 - 1 may include a metal material such as copper or copper alloys, or the like.
- the term “copper” is intended to include substantially pure elemental copper, copper containing unavoidable impurities, and copper alloys containing minor amounts of elements such as tantalum, indium, tin, zinc, manganese, chromium, titanium, germanium, strontium, platinum, magnesium, aluminum or zirconium, etc.
- the number of patterns of the metallization layer 154 - 1 can be selected based on the demand, and adjusted by changing the number of the openings OP.
- the metallization layer 154 - 1 is formed by plating process.
- the metallization layer 154 - 1 is formed by forming a metallic material filling the openings OP formed in the resist layer PR to form the metallization layer 154 - 1 through electroplating (ECP), where metal ions in a plating solution (also known as a plating bath) are deposited on a targeted object (e.g. the seed layer SLb exposed by the openings OP) due to an electric current passed through the targeted object and into the plating solution causes migration of the metal ions in the plating solution to the surface of the targeted object.
- ECP electroplating
- the formation of the metallization layer 154 - 1 may include the following steps: providing an anode (denoted as 11 in FIG.
- FIG. 21 placed in a plating bath tank (denoted as 10 in FIG. 21 ) filled with the plating solution (denoted as 13 in FIG. 21 ); placing the structure depicted in FIG. 4 (serving as a cathode and denoted as 12 in FIG. 21 ) into the plating solution 13 ; and respectively applying voltages from a power source (denoted as 14 in FIG. 21 ) to the structure depicted in FIG. 4 (e.g., the cathode 12 ) and the anode 11 to carry out an electrodeposition at the exposed seed layer SLb of the structure depicted in FIG. 4 to perform the electroplating process.
- a power source denoted as 14 in FIG. 21
- a material of the anode is, for example, the same as the material of the metallization layer 154 - 1 , e.g. copper.
- the structure depicted in FIG. 4 and the anode are immersed in the plating solution containing ions that permit the flow of electricity.
- the voltage applied to the anode is a positive voltage
- the voltage applied to the structure depicted in FIG. 4 serving as cathode
- the positive voltage applied to the anode is applied to the anode
- copper in the anode is oxidized by losing two electrons, which allows it to dissolve in the plating solution as in a form of metal ions (cation Cu 2+ ).
- the dissolved metal ions (cation Cu 2+ ) in the plating solution are reduced to metallic copper onto the structure depicted in FIG. 4 (e.g. the exposed seed layer SLb) by gaining two electrons.
- the result is the transfer of copper form the anode to the structure depicted in FIG. 4 , which is the formation of the metallization layer 154 - 1 formed on the exposed seed layer SLb as shown in FIG. 5 .
- the rate at which the anode is dissolved is substantially equal to the rate at which the structure depicted in FIG. 4 (e.g. the exposed seed layer SLb) is plated.
- the structure depicted in FIG. 4 (serving as cathode) and the anode may be rotated after (or before, upon) being immersed in the plating solution at a plating rotation speed to prevents bubble entrapment on a plated-to-be surface of the exposed seed layer SLb of the structure depicted in FIG. 4 , thereby ensuring uniformity of the plating and averaging possible disturbances and improves electrolyte transport to the structure depicted in FIG. 4 .
- the plating solution for plating copper includes hydrochloric acid (HCl), copper sulfate (CuSO 4 ), sulfuric acid (H 2 SO 4 ), and a first additive.
- the sulfuric acid disassociates the copper ions from the copper sulfate, allowing the copper sulfate to migrate to the exposed seed layer SLb and form copper plate, while the chloride ions prevent copper oxide generated by the reaction between the copper ions in the plating solution and oxygen (O 2 ) in the environment.
- an amount of chloride ions in the plating solution is approximately in a range of 5 ppm to 100 ppm.
- a concentration of copper sulfate in the plating solution is approximately ranging from 5 g/L to 300 g/L. In some embodiments, a concentration of sulfuric acid in the plating solution is approximately ranging from 10 g/L to 200 g/L.
- the first additive includes a compound represented by the following formula,
- the first additive has a weight average molecular weight (Mw) approximately ranging from 200 to 10,000.
- Mw weight average molecular weight
- a concentration of the first additive in the plating solution is approximately ranging from 0.2 mL/L to 20 mL/L.
- the first additive may be referred to as a suppressor, where in the formation of the metallization layer 154 - 1 through the plating process (e.g. ECP), the first additive inhibits the grow of copper oriented at a (111) copper lattice plane (e.g. second banded structures 320 in FIG. 7A ) but promotes the grow of copper oriented at a (220) copper lattice plane (e.g. first banded structures 310 in FIG. 7A ).
- each pattern of the metallization layer 154 - 1 has a plurality of copper crystal grains 300 , and the copper crystal grains 300 each have a columnar shape (e.g.
- each copper crystal grain 300 is formed in a columnar structure by stacking the first banded structures 310 and the second banded structure 320 along the stacking direction Z.
- a ratio of a number of the first banded structures 310 to a number of the second banded structures 320 is approximately less than or substantially equal to 0.4 and is approximately less than 1.0.
- the number of the first banded structures 310 is greater than the number of the second banded structures 320 .
- the growth orientation of the copper crystal grains 300 in the metallization layer 154 - 1 can be fine-tuned by the first additive, where the copper ions are disposed on the exposed seed layer SLb with a (220) crystallization.
- the first banded structures 310 and the second banded structures 320 individually has a first size measured along the direction X and a second size measured along the stacking direction Z, where the first size is greater than the second size, as shown in FIG. 7A .
- the first size may be referred to as a width while the second size may be referred to as a height.
- a width W 300 of the copper crystal grain 300 is corresponding to the width of a respective one first banded structure 310 or a respective one second banded structure 320 of the copper crystal grain 300 , where the width of the respective one first banded structure 310 or the respective one second banded structure 320 has the maximum width as compared with other first and second banded structures 310 and 320 in the copper crystal grain 300 .
- the width W 300 of the copper crystal grains 300 is approximately in a range of 0.1 ⁇ m to 1.5 ⁇ m.
- each of copper crystal grains 300 is physically connected to adjacent copper crystal grains 300 immediately adjacent thereto at grain boundaries GB thereof, and thus the copper crystal grains 300 in each pattern of the metallization layer 154 - 1 are electrically coupled to each other. Owing to the growth orientation of the copper crystal grains 300 in the metallization layer 154 - 1 , the microstructure of the metallization layer 154 - 1 is improved, thereby reducing the voids therein. Due to the copper crystal grains 300 each having the columnar shape and more than 50% of the banded structures (e.g.
- the metallization layer 154 - 1 has high thermal stability and improved mechanical properties (e.g. better toughness, tensile strength, and elongation), which improves the electromagnetic behavior thereof; thereby enhancing the reliability of the package structure P 1 .
- the growth orientation of the copper crystal grains 300 in the metallization layer 154 - 1 can be further tuned by controlling a ratio of the thickness Tb to thickness Ta to be greater than or substantially equal to 1, and the copper ions are more preferred to be disposed on the exposed seed layer SLb with a (220) crystallization over a (111) crystallization.
- the plating conditions suitable for implementation of the above electroplating process include a plating rotation speed of about 30 rpm (rotation per minute) to about 500 rpm, a plating current density of about 0.5 ASD (ampere per square decimeter) to about 30 ASD, a bath pH value of about 0.5 to about 3.5, a workable bath temperature of about 20° C. to about 50° C., and a workable bath pressure of about 1 atm.
- a workable working gas of the above electroplating process may include air or nitrogen gas (N 2 ), the disclosure is not limited thereto.
- the plating solution may further include additional second additives such as a brightener (also known as an accelerator), a leveler, and a suppressor.
- the brightener may include Bis (3-sulfopropyl) disulfide, 3-mercapto-propylsulfonic acid, 3-mercapto-propylsulfonic acid-(3-sulfopropyl)ester, or the like.
- a concentration of the brightener may be approximately in a range of 0 mL/L to 50 mL/L.
- the leveler may include alkylated polyalkyleneimine, 2-mercatothiazoline, or the like.
- a concentration of the leveler may be approximately in a range of 0 mL/L to 50 mL/L.
- the suppressor may include polyalkylene glycol, polyoxyalkyene glycol, copolymer of polyoxyalkyene, or the like.
- a concentration of the suppressor may be approximately in a range of 0 mL/L to 50 mL/L. The disclosure is not limited thereto.
- the resist layer PR is removed from the structure depicted in FIG. 5 .
- the resist layer PR is removed to expose the seed layer SLb not covered by the metallization layer 154 - 1 .
- the resist layer PR is removed by acceptable ashing process and/or photoresist stripping process, such as using an oxygen plasma or the like, and the disclosure is not limited thereto.
- the seed layer SLb and the seed layer SLa are sequentially patterned to form the seed layer 153 - 1 and the seed layer 152 - 1 , respectively.
- the seed layer 152 - 1 and the seed layer 153 - 1 are also referred to as metallic seed layers.
- portions of the seed layer SLb is not covered by the metallization layer 154 - 1 (depicted in FIG. 5 ) are removed to form the seed layer 153 - 1 , and the portions of the seed layer SLa corresponding to the removed portions of the seed layer SLb are also removed to form the seed layer 152 - 1 .
- the seed layer 152 - 1 and the seed layer 153 - 1 share the same geometrical shape on the top view, e.g. on the X-Y plane.
- the patterning process may be performed by etching, where the seed layers SLa, SLb are etched to form the seed layers 152 - 1 , 153 - 1 by using the metallization layer 154 - 1 as an etching mask. That is, for example, the metallization layer 154 - 1 , the seed layer 152 - 1 and the seed layer 153 - 1 share the same geometrical shape on the top view, e.g. on the X-Y plane.
- the etching process may include a dry etching process or a wet etching process. As shown in FIG.
- the seed layers 152 - 1 , 153 - 1 each include one or more conductive segments which are physically and electrically isolated from one another, for example.
- the conductive segments of the seed layer 152 - 1 are physically and electrically connected to a respective one of the conductive segments of the seed layer 153 - 1
- the conductive segments of the seed layer 153 - 1 each are physically and electrically connected to a respective one of the patterns of the metallization layer 154 - 1 , as shown in FIG. 6 .
- one pattern of the metallization layer 154 - 1 , a respective one conductive segment of the seed layer 153 - 1 , and a respective one conductive segment of the seed layer 152 - 1 are together referred to as a conductive pattern CP 1 .
- a sidewall of the metallization layer 154 - 1 is aligned with a sidewall of the respective seed layer 152 - 1 and a sidewall of the respective seed layer 153 - 1 . As shown in FIG.
- the seed layer 152 - 1 is sandwiched between the semiconductor dies 130 and the seed layer 153 - 1
- the seed layer 153 - 1 is sandwiched between the seed layer 152 - 1 and the metallization layer 154 - 1
- the metallization layer 154 - 1 are electrically connected to the semiconductor dies 130 through the seed layer 152 - 1 and the seed layer 153 - 1 , for example.
- the seed layer 153 - 1 is electrically connected to the semiconductor dies 130 through the seed layer 152 - 1
- the metallization layer 154 - 1 is electrically connected to the seed layer 152 - 1 through the seed layer 153 - 1 , for example.
- a dielectric material layer DI is formed on the metallization layer 154 - 1 , the semiconductor dies 130 , and the insulating encapsulation 140 ′.
- the dielectric layer DI is formed by, but not limited to, forming a blanket layer of dielectric material over the structure depicted in FIG. 6 to completely cover the metallization layer 154 - 1 and the semiconductor dies 130 and the insulating encapsulation 140 ′ exposed by the metallization layer 154 - 1 and the seed layers 152 - 1 , 153 - 1 .
- the material of the dielectric material layer DI may be polyimide, PBO, BCB, a nitride such as silicon nitride, an oxide such as silicon oxide, phosphosilicate glass (PSG), borosilicate glass (BSG), boron-doped phosphosilicate glass (BPSG), a combination thereof or the like.
- the dielectric material layer DI may be formed by suitable fabrication techniques such as spin-on coating, chemical vapor deposition (CVD) (such as Plasma Enhanced Chemical Vapor Deposition (PECVD)), or the like.
- CVD chemical vapor deposition
- PECVD Plasma Enhanced Chemical Vapor Deposition
- a planarizing step is performed on the dielectric material layer DI to form a dielectric layer 151 - 1 .
- the dielectric material layer DI may be planarized by mechanical grinding or CMP, for example.
- a top surface S 151 - 1 of the dielectric layer 151 - 1 is substantially leveled with a top surface S 154 - 1 of the metallization layer 154 - 1 . That is, the top surface S 151 - 1 of the dielectric layer 151 - 1 and the top surface S 154 - 1 of the metallization layer 154 - 1 are substantially coplanar to each other.
- top surfaces of the conductive patterns CP 1 e.g. the top surface S 154 - 1 of the metallization layer 154 - 1
- the metallization layer 154 - 1 may also be partially planarized. As shown in FIG. 9 , for example, sidewalls of the metallization layer 154 - 1 and the seed layers 152 - 1 , 153 - 1 are wrapped around by the dielectric layer 151 - 1 while the top surface S 154 - 1 of the metallization layer 154 - 1 is exposed by the dielectric layer 151 - 1 .
- a cleaning step may be optionally performed, for example to clean and remove the residue generated from the planarizing step.
- the disclosure is not limited thereto, and the planarizing step may be performed through any other suitable method.
- the layers e.g.
- the dielectric layer 151 - 1 and the conductive patterns CP 1 (including the seed layer 152 - 1 , the seed layer 153 - 1 , and the metallization layer 154 - 1 )) formed in FIG. 4 to FIG. 9 may be referred to as a first build-up layer RDL 1 of the redistribution circuit structure 150 .
- the dielectric layer 151 - 2 , the seed layer 152 - 2 , the seed layer 153 - 2 , the metallization layer 154 - 2 a, and the metallization layer 154 - 2 b are sequentially formed on the first build-up layer RDL 1 of the redistribution circuit structure 150 .
- the formation and material of the dielectric layer 151 - 2 are the same or similar to the formation and material of the dielectric layer 151 - 1
- the formation and material of the seed layer 152 - 2 re the same or similar to the formation and material of the seed layer 152 - 1
- the formation and material of the seed layer 153 - 2 are the same or similar to the formation and material of the seed layer 153 - 1
- the formations and materials of the metallization layers 154 - 2 a and 154 - 2 b are the same or similar to the formation and material of the metallization layer 154 - 1 ; thus are not repeated herein for simplicity.
- the plating processes of the metallization layer 154 - 2 b shares the same seed layers (e.g. the seed layers 152 - 2 , 153 - 2 ) with the plating process of the metallization layer 154 - 2 a, where resist layers with different sizes of openings are used in the formations of the metallization layer 154 - 2 a and the metallization layer 154 - 2 b.
- the materials and the formations of the above resist layers with different sizes of openings are the same or similar to the material and the formation of the resist layer PR, and thus are not repeated herein.
- one pattern of the metallization layer 154 - 2 a, a respective one conductive segment of the seed layer 152 - 2 , and a respective one conductive segment of the seed layer 153 - 2 are together referred to as a conductive pattern CP 2 a
- one pattern of the metallization layer 154 - 2 a, a respective one pattern of the metallization layer 154 - 2 b, a respective one conductive segment of the seed layer 152 - 2 , and a respective one conductive segment of the seed layer 153 - 2 are together referred to as a conductive pattern CP 2 b.
- a sidewall of the metallization layer 154 - 2 a is aligned with a sidewall of the respective seed layer 152 - 2 and a sidewall of the respective seed layer 153 - 2 .
- the metallization layer 154 - 2 a, the seed layer 153 - 2 , and the seed layer 152 - 2 share the same geometric shape on the X-Y plane. As shown in FIG.
- an projecting area of the metallization layer 154 - 2 b is less than an projecting area of the metallization layer 154 - 2 a, where the metallization layer 154 - 2 b is completely overlapped with the metallization layer 154 - 2 a along the stacking direction Z on the X-Y plane.
- the seed layer 152 - 2 is directly located on the top surface S 154 - 1 of the metallization layer 154 - 1 and sandwiched between the seed layer 153 - 2 and the metallization layer 154 - 1
- the seed layer 153 - 2 is directly located on the seed layer 152 - 2 and sandwiched between the seed layer 152 - 2 and the metallization layer 154 - 2 a
- the metallization layer 154 - 2 a is directly located on the seed layer 153 - 2 and sandwiched between the seed layer 153 - 2 and the metallization layer 154 - 2 b or sandwiched between the seed layer 153 - 2 and the dielectric layer 151 - 2 .
- the metallization layer 154 - 2 b is directly located on the metallization layer 154 - 2 a.
- the seed layer 153 - 2 is electrically connected to the metallization layer 154 - 1 through the seed layer 152 - 2
- the metallization layer 154 - 2 a is electrically connected to the seed layer 152 - 2 through the seed layer 153 - 2 , for example.
- the metallization layer 154 - 2 b is electrically connected to the metallization layer 154 - 2 a through physical connection, for example.
- the metallization layer 154 - 2 a is embedded in the dielectric layer 151 - 2 while the metallization layer 154 - 2 b is exposed by the dielectric layer 151 - 2 .
- top surface S 154 - 2 b of the metallization layer 154 - 2 b is exposed by the dielectric layer 151 - 2 .
- the top surface 5154 - 2 b of the metallization layer 154 - 2 b is substantially leveled with a top surface S 151 - 2 of the dielectric layer 151 - 2 .
- FIG. 10 for example, the metallization layer 154 - 2 a is embedded in the dielectric layer 151 - 2 while the metallization layer 154 - 2 b is exposed by the dielectric layer 151 - 2 .
- top surface S 154 - 2 b of the metallization layer 154 - 2 b is exposed by the dielectric layer 151 - 2 .
- the top surface S 154 - 2 b of the metallization layer 154 - 2 b and the top surface S 151 - 2 of the dielectric layer 151 - 2 are substantially coplanar to each other. That is, top surfaces of the conductive patterns CP 2 a (e.g. top surface of the metallization layer 154 - 2 a ) are not accessibly exposed by the dielectric layer 151 - 2 , while top surfaces of the conductive patterns CP 2 b (e.g. the top surface 5154 - 2 b of the metallization layer 154 - 2 b ) are accessibly exposed by and substantially coplanar to the dielectric layer 151 - 2 .
- the layers e.g.
- the dielectric layer 151 - 2 , the conductive patterns CP 2 a (each including the metallization layer 154 - 2 a, the seed layer 153 - 2 and the seed layer 152 - 2 ) and the conductive patterns CP 2 b (each including the metallization layer 154 - 2 b, the metallization layer 154 - 2 a, the seed layer 153 - 2 and the seed layer 152 - 2 )) may be referred to as a second build-up layer RDL 2 of the redistribution circuit structure 150 .
- the dielectric layer 151 - 3 , the seed layer 152 - 3 , the seed layer 153 - 3 , and the metallization layer 154 - 3 are sequentially formed on the second build-up layer RDL 2 of the redistribution circuit structure 150 .
- the formation and material of the dielectric layer 151 - 3 are the same or similar to the formation and material of the dielectric layer 151 - 1
- the formation and material of the seed layer 152 - 3 are the same or similar to the formation and material of the seed layer 152 - 1
- the formation and material of the seed layer 153 - 3 are the same or similar to the formation and material of the seed layer 153 - 1
- the formation and material of the metallization layer 154 - 3 are the same or similar to the formation and material of the metallization layer 154 - 1 ; thus are not repeated herein.
- one pattern of the metallization layer 154 - 3 , a respective one conductive segment of the seed layer 152 - 3 , and a respective one conductive segment of the seed layer 153 - 3 are together referred to as a conductive pattern CP 3 .
- a sidewall of the metallization layer 154 - 3 is aligned with a sidewall of the respective seed layer 152 - 3 and a sidewall of the respective seed layer 153 - 3 .
- the metallization layer 154 - 3 , the seed layer 153 - 3 , and the seed layer 152 - 3 share the same geometric shape on the X-Y plane.
- the seed layer 152 - 3 is directly located on the metallization layer 154 - 2 b and sandwiched between the seed layer 153 - 3 and the metallization layer 154 - 2 b
- the seed layer 153 - 3 is directly located on the seed layer 152 - 3 and sandwiched between the seed layer 152 - 3 and the metallization layer 154 - 3
- the metallization layer 154 - 3 is directly located on the seed layer 153 - 3 and sandwiched between the seed layer 153 - 3 and the dielectric layer 151 - 3 .
- the seed layer 153 - 3 is electrically connected to the metallization layer 154 - 2 b through the seed layer 152 - 3
- the metallization layer 154 - 3 is electrically connected to the seed layer 152 - 3 through the seed layer 153 - 3 , as shown in FIG. 11 .
- the dielectric layer 151 - 3 includes a plurality of openings O 1 exposing at least a portion of the metallization layer 154 - 3 . That is, top surfaces S 154 - 3 of a portion of the metallization layer 154 - 3 are at least partially exposed by the openings O 1 formed in the dielectric layer 151 - 3 , for example.
- the number of the openings O 1 is not limited to what is depicted in FIG. 11 , and may be selected and designated based on the demand; the disclosure is not limited thereto.
- top surfaces of the conductive patterns CP 3 e.g.
- the top surfaces S 154 - 3 of the portion of the metallization layer 154 - 3 are accessibly exposed by the dielectric layer 151 - 3 , in some embodiments.
- the layers e.g. the dielectric layer 151 - 3 and the conductive patterns CP 3 (each including the metallization layer 154 - 3 , the seed layer 153 - 3 and the seed layer 152 - 3 )
- RDL 3 the third build-up layer of the redistribution circuit structure 150 .
- the dielectric layer 151 - 4 , the seed layer 152 - 4 , the seed layer 153 - 4 , and the metallization layer 154 - 4 are sequentially formed on the third build-up layer RDL 3 of the redistribution circuit structure 150 .
- the formation and material of the dielectric layer 151 - 4 are the same or similar to the formation and material of the dielectric layer 151 - 1
- the formation and material of the seed layer 152 - 4 are the same or similar to the formation and material of the seed layer 152 - 1
- the formation and material of the seed layer 153 - 4 are the same or similar to the formation and material of the seed layer 153 - 1
- the formation and material of the metallization layer 154 - 4 are the same or similar to the formation and material of the metallization layer 154 - 1 ; thus are not repeated herein.
- one pattern of the metallization layer 154 - 4 , a respective one conductive segment of the seed layer 152 - 4 , and a respective one conductive segment of the seed layer 153 - 4 are together referred to as a conductive pattern CP 4 .
- a sidewall of the metallization layer 154 - 4 is aligned with a sidewall of the respective seed layer 152 - 4 and a sidewall of the respective seed layer 153 - 4 .
- the metallization layer 154 - 4 , the seed layer 153 - 4 , and the seed layer 152 - 4 share the same geometric shape on the X-Y plane.
- the seed layer 152 - 4 is directly located on the metallization layer 154 - 3 and sandwiched between the seed layer 153 - 4 and the metallization layer 154 - 3
- the seed layer 153 - 4 is directly located on the seed layer 152 - 4 and sandwiched between the seed layer 152 - 4 and the metallization layer 154 - 4
- the metallization layer 154 - 4 is directly located on the seed layer 153 - 4 and sandwiched between the seed layer 153 - 4 and the dielectric layer 151 - 4 .
- the seed layer 153 - 4 is electrically connected to the metallization layer 154 - 3 through the seed layer 152 - 4
- the metallization layer 154 - 4 is electrically connected to the seed layer 152 - 4 through the seed layer 153 - 4 , as shown in FIG. 12 .
- the dielectric layer 151 - 4 includes a plurality of openings O 2 exposing portions of the metallization layer 154 - 4 for electrically connecting to later-formed connectors or semiconductor device. That is, at least portions of a top surface S 154 - 4 of the metallization layer 154 - 4 are exposed by the openings O 2 formed in the dielectric layer 151 - 4 , for example.
- the number of the openings O 2 is not limited to what is depicted in FIG. 12 , and may be selected and designated based on the demand; the disclosure is not limited thereto.
- top surfaces of the conductive patterns CP 4 e.g.
- the top surfaces S 154 - 4 of at least the portion of the metallization layer 154 - 4 ) are accessibly exposed by the dielectric layer 151 - 4 , in some embodiments.
- the layers e.g. the dielectric layer 151 - 4 and the conductive patterns CP 4 (each including the metallization layer 154 - 4 , the seed layer 153 - 4 and the seed layer 152 - 4 )
- RDL 4 the redistribution circuit structure 150 of the package structure P 1 is manufactured.
- the conductive patterns CP 1 , CP 2 , CP 3 , CP 4 independently may serve as conductive vias (referred to as via patterns) or conductive traces (referred to as routing pattern) for providing routing function for the package structure P 1 .
- the semiconductor dies 130 - 1 , 130 - 2 , 130 - 3 are electrically communicated to each other through the redistribution circuit structure 150 , for example.
- there are four build-up layers e.g. one layer of each of the first, second, third, and fourth build-up layers RDL 1 , RDL 2 , RDL 3 , RDL 4 ) included in the redistribution circuit structure 150 of FIG. 12 ; however, the disclosure is not limited thereto.
- the numbers of the first, second, third, and fourth build-up layers RDL 1 , RDL 2 , RDL 3 , RDL 4 included in the redistribution circuit structure 150 is not limited in the disclosure.
- the number of the first and second build-up layers RDL 1 , RDL 2 included in the redistribution circuit structure 150 may be one or more than one, while the number of the third and fourth build-up layers RDL 3 , RDL 4 included in the redistribution circuit structure 150 may be zero, one or more than one.
- a plurality of seed-layer patterns 160 and a plurality of conductive elements 170 are formed over the redistribution circuit structure 150 .
- the seed-layer patterns 160 each are located between a respective one of the conductive elements 170 and the dielectric layer 151 - 4 /the conductive pattern CP 4 of the redistribution circuit structure 150 . Due to the seed-layer patterns 160 , the adhesive strength between the conductive elements 170 and the redistribution circuit structure 150 is enhanced.
- the seed-layer patterns 160 are directly located on the portions of the metallization layer 154 - 4 exposed by the openings O 2 formed in the dielectric layer 151 - 4 . As shown in FIG. 13 , in some embodiments, the seed-layer patterns 160 are electrically connected to the redistribution circuit structure 150 , and the conductive elements 170 are electrically connected to the redistribution circuit structure 150 through the seed-layer patterns 160 .
- the conductive elements 170 are electrically connected to the semiconductor dies 130 through the redistribution circuit structure 150 and the seed-layer patterns 160 .
- some of the conductive elements 170 are electrically connected to the semiconductor die 130 - 1 through the redistribution circuit structure 150 and respective ones of the seed-layer patterns 160 .
- some of the conductive elements 170 are electrically connected to the semiconductor die 130 - 2 through the redistribution circuit structure 150 and respective ones of the seed-layer patterns 160 .
- some of the conductive elements 170 are electrically connected to the semiconductor die 130 - 3 through the redistribution circuit structure 150 and respective ones of the seed-layer patterns 160 .
- the seed-layer patterns 160 are formed by, but not limited to, forming a blanket layer of a seed layer material (not shown) on the dielectric layer 151 - 4 , forming the conductive elements 170 on the seed layer material blanket layer, patterning the seed layer material blanket layer by using the conductive elements 170 as a mask.
- the seed layer material blanket layer is conformally formed on the dielectric layer 151 - 4 and extends into the openings O 2 formed in the dielectric layer 151 - 4 to physically and electrically contact the metallization layer 154 - 4 exposed by the openings O 2 , where sidewalls of the openings O 2 are completely covered by the seed layer material blanket layer.
- the seed layer material blanket layer is referred to as a metal layer, which may be a single layer or a composite layer comprising a plurality of sub-layers formed of different materials.
- the seed layer material blanket layer may include titanium, copper, molybdenum, tungsten, titanium nitride, titanium tungsten, combinations thereof, or the like.
- the seed layer material blanket layer may include a titanium layer and a copper layer over the titanium layer.
- the seed layer material blanket layer may be formed using, for example, sputtering, PVD, or the like.
- the formation of the conductive elements 170 may be formed by forming a patterned photoresist layer (not shown) having openings exposing portions of the seed layer material blanket layer by photolithography, and immersing the whole structure including the patterned photoresist layer formed thereon into a plating solution so as to plate the conductive elements 170 on the seed layer material blanket layer corresponding in position to the portions of the seed layer material blanket layer exposed by the openings formed in the patterned photoresist layer.
- the patterned photoresist layer may be formed by coating and photolithography processes or the like.
- the formation and material of patterned photoresist layer for example, may be the same or similar to the formation and material of the resist layer PR described in FIG.
- the size and number of the conductive elements 170 can be easily modified by adjusting the size and number of the openings in the patterned photoresist layer.
- the conductive elements 170 for example, includes copper pillars, copper vias, or the like; the disclosure is not limited thereto.
- the patterned photoresist layer is removed to expose the seed layer material blanket layer not covered by the conductive elements 170 .
- the patterned photoresist layer is removed by acceptable ashing process and/or photoresist stripping process, such as using an oxygen plasma or the like, and the disclosure is not limited thereto.
- the seed layer material blanket layer is patterned by using the conductive elements 170 as an etching mask to form the seed-layer patterns 160 .
- the etching process may be a dry etching process, a wet etching process, or a combination thereof; the disclosure is not limited thereto.
- the seed layer material blanket layer not covered by the conductive elements 170 are removed to form the seed-layer patterns 160 .
- sidewalls of the seed-layer patterns 160 are aligned with sidewalls of a respective one of the conductive elements 170 .
- the whole structure depicted in FIG. 13 along with the carrier 112 is flipped (turned upside down), where the conductive elements 170 are placed to a holding device HD, and the carrier 112 is then debonded from the buffer layer 116 .
- the holding device HD may be an adhesive tape, a carrier film or a suction pad. The disclosure is not limited thereto.
- the buffer layer 116 is easily separated from the carrier 112 due to the debond layer 114 .
- the carrier 112 is detached from the buffer layer 116 through a debonding process, and the carrier 112 and the debond layer 114 are removed.
- the buffer layer 116 is exposed, as show in FIG. 14 .
- the debonding process is a laser debonding process.
- the holding device HD is used to secure the package structure P 1 before debonding the carrier 112 and the debond layer 114 .
- the conductive elements 170 are released from the holding device HD to form the package structure P 1 .
- a dicing (singulation) process is performed prior to releasing the conductive elements 170 from the holding device HD to cut a plurality of the package structure P 1 interconnected therebetween into individual and separated package structure P 1 .
- the dicing (singulation) process is a wafer dicing process including mechanical blade sawing or laser cutting. The disclosure is not limited thereto. Up to here, the manufacture of the package structure P 1 is completed.
- the conductive elements 170 may be replaced with conductive elements 180 including solder balls or ball grid array (BGA) balls, see a package structure P 2 depicted in FIG. 16 .
- the seed layer patterns 160 are replaced with under-ball metallurgy (UBM) patterns u 1 to avoid the solder material diffusing from the conductive elements 180 to the redistribution circuit structure 150 , thereby ensuring the performance of the package structure P 2 .
- UBM under-ball metallurgy
- the materials of the UBM patterns u 1 may include copper, nickel, titanium, tungsten, or alloys thereof or the like, and may be formed in a manner of a multi-layer (e.g. with different materials in any two adjacent layers in the UBM patterns u 1 ) by an electroplating process, for example.
- the number of the UBM patterns u 1 is not limited in this disclosure.
- a plurality of through interlayer vias TIV may be further included, see a package structure P 3 depicted in FIG. 17 .
- the through interlayer vias TIV may be through integrated fan-out (InFO) vias.
- InFO integrated fan-out
- the number of the through interlayer vias TIV may be less than two or more than two; the disclosure is not limited thereto.
- the number of the through interlayer vias TIV to be formed can be selected based on the demand.
- the conductive elements 170 may be replaced with the conductive elements 180 including solder balls or BGA balls, and the seed layer patterns 160 are replaced with the UBM patterns u 1 ; however, the disclosure is not limited thereto.
- each of the through interlayer vias TIV are exposed by the insulating encapsulation 140 ′.
- the through interlayer vias TIV are sandwiched between the buffer layer 116 and the redistribution circuit structurer 150 , where a first end of each the through interlayer vias TIV is physically connected to the redistribution circuit structure 150 , and the through interlayer vias TIV are electrically connected to the semiconductor dies 130 through the redistribution circuit structure 150 .
- the through interlayer vias TIV are formed on the buffer layer 116 by photolithography, plating, photoresist stripping processes or any other suitable method.
- the through interlayer vias TIV may be formed by, but not limited to, forming a mask pattern (not shown) covering the buffer layer 116 with openings exposing portions of the buffer layer 116 , forming a metallic material filling the openings to form the through interlayer vias TIV by electroplating (e.g. the plating process described in FIG. 5 ) or deposition, and then removing the mask pattern.
- the material of the through interlayer vias TIV may include a metal material such as copper or copper alloys, or the like.
- the disclosure is not limited thereto.
- a plurality of openings are formed in the buffer layer 116 to exposing a second end of each of the through interlayer vias TIV.
- the number of the openings is not limited in the disclosure, and may be designated based on the demand and design layout.
- a plurality of conductive elements 190 are respectively formed on the second end of each of the through interlayer vias TIV exposed by the openings, and a plurality of UBM patterns u 2 are respectively formed to be located between one of the through interlayer vias TIV and a respective one of the conductive elements 190 .
- the UBM patterns u 2 may be omitted based on the design layout and demand.
- the formation and material of the conductive elements 190 are the same or similar to the formation and material of the conductive elements 180 , and the formation and material of the UBM patterns u 2 are the same or similar to the formation and material of the UBM patterns u 1 , and thus are not repeated herein.
- the conductive elements 190 are electrically connected to the semiconductor dies 130 through the UBM patterns u 2 , the through interlayer vias TIV, and the redistribution circuit structure 150 .
- the package structure P 3 having dual-side terminals is accomplished.
- an additional semiconductor element(s) may be disposed on the redistribution circuit structure 150 through the seed layer patterns 160 and/or the UBM patterns u 1 for electrically connecting to at least one of the semiconductor dies 130 .
- the additional semiconductor element(s) may include a passive component or an active component. The number of the additional semiconductor element(s) is not limited in the disclosure and may be designated based on the demand and design layout.
- the package structures P 1 -P 3 may be further mounted with a (semiconductor) circuit substrate (e.g. an organic substrate with circuitry structure embedded therein, such as printed circuit board (PCB)), an interposer, an additional package, chips/dies or other electronic devices, to form a stacked package structure, the disclosure is not limited thereto.
- a semiconductor circuit substrate e.g. an organic substrate with circuitry structure embedded therein, such as printed circuit board (PCB)
- PCB printed circuit board
- interposer an additional package, chips/dies or other electronic devices
- FIG. 18 is a schematic cross-sectional view of a package structure in accordance with some exemplary embodiments of the disclosure.
- the elements similar to or substantially the same as the elements described previously will use the same reference numbers, and certain details or descriptions (e.g. the materials, formation processes, positioning configurations, etc.) of the same elements would not be repeated herein.
- a substrate 500 is provided, where the package structure P 2 depicted in FIG. 16 is bonded on the substrate 500 to form the package structure having a stacked structure.
- the substrate 500 includes contact pads 510 , contact pads 520 , metallization layers 530 , and vias (not shown).
- the contact pads 510 and the contact pads 520 are respectively distributed on two opposite sides of the substrate 500 and are exposed for electrically connecting with later-formed elements/features.
- the metallization layers 530 and the vias are embedded in the substrate 500 and together provide routing function for the substrate 500 , where the metallization layers 530 and the vias are electrically connected to the contact pads 510 and the contact pads 520 . That is, at least some of the contact pads 510 are electrically connected to some of the contact pads 520 through the metallization layers 530 and the vias.
- the contact pads 510 and the contact pads 520 may include metal pads or metal alloy pads.
- the materials of the metallization layers 530 and the vias may be substantially the same or similar to the material of the metallization layer 154 , and thus are not repeated herein for simplicity.
- the package structure P 2 depicted in FIG. 16 is mounted onto the substrate 500 through physically connecting the conductive element 180 and the contact pads 510 to form the package structure having a stacked structure, where the package structure P 2 is physically and electrically connected to the substrate 500 .
- the detail of the package structure P 2 is described in FIG. 16 , and thus are not repeated herein.
- the substrate 500 is referred to as a circuit substrate, such as an organic flexible substrate or a printed circuit board.
- the conductive elements 180 are, for example, chip connectors or BGA balls.
- an underfill (not shown) may be applied to fill the gap between the package structure P 2 and the substrate 500 , which enhances the bonding strength between the package structure P 2 and the substrate 500 ; thereby improving the reliability of the package structure depicted FIG. 18 .
- a plurality of conductive terminals 600 are respectively formed on the substrate 500 . As shown in FIG. 18 , for example, the conductive terminals 600 are connected to the contact pads 520 of the substrate 500 . In other words, the conductive terminals 600 are electrically connected to the substrate 500 through the contact pads 520 . Through the contact pads 510 and the contact pads 520 , some of the conductive terminals 600 are electrically connected to the package structure P 2 (e.g. the semiconductor dies 130 included therein). In some embodiments, the conductive terminals 600 are, for example, solder balls or BGA balls.
- the package structure P 2 is bonded to the substrate 500 through physically connecting the conductive terminals 180 and the contact pads 510 of the substrate 500 by flip chip bonding.
- the disclosure is not limited thereto; in an alternative embodiment, the conductive terminals 600 may be omitted.
- FIG. 19 is a schematic cross-sectional view of a package structure in accordance with some exemplary embodiments of the disclosure.
- the elements similar to or substantially the same as the elements described previously will use the same reference numbers, and certain details or descriptions (e.g. the materials, formation processes, positioning configurations, etc.) of the same elements would not be repeated herein.
- a circuit element 200 is provided, where the package structure P 2 depicted in FIG. 16 is bonded on the circuit element 200 mounted to the substrate 500 to form the package structure having a stacked structure.
- the detail of the package structure P 2 is described in FIG. 16
- the detail of the substrate 500 is described in FIG. 18 , and thus are not repeated herein.
- the circuit element 200 includes a core portion 210 , a plurality of vias 220 , a redistribution circuit structure 230 , a redistribution circuit structure 240 , a plurality of bonding pads 252 a, a plurality of bonding pads 254 b, a solder mask layer 254 a, and a solder mask layer 245 b.
- the core portion 210 may include a bulk silicon substrate, such as a bulk substrate of monocrystalline silicon, a doped silicon substrate, an undoped silicon substrate, or a SOI substrate, where the dopant of the doped silicon substrate may be an N-type dopant, a P-type dopant or a combination thereof.
- the vias 220 is through silicon vias penetrating the core portions 210 .
- the circuit element 200 is referred to as an interposer (see FIG. 19 ), in the disclosure.
- the redistribution circuit structure 230 and the redistribution circuit structure 240 respectively disposed on two opposite sides of the core portion 210 , as shown in FIG. 19 .
- the redistribution circuit structure 230 and/or the redistribution circuit structure 240 are electrically connected to the vias 220 penetrating the core portion 210 .
- the core portion 210 embedded with the vias 220 is located between the redistribution circuit structure 230 and the redistribution circuit structure 240 , in some embodiments.
- the redistribution circuit structure 230 and the redistribution circuit structure 240 are electrically connected to each other.
- the redistribution circuit structure 230 includes sequentially forming one or more dielectric layers 232 and one or more metallization layers 234 in alternation, where one metallization layer 234 is sandwiched between two dielectric layers 232 . As shown in FIG. 19 , portions of a top surface of a topmost layer of the metallization layers 234 are respectively exposed by openings formed in a topmost layer of the dielectric layers 232 for connecting with other conductive features, and portions of a bottom surface of a bottommost layer of the metallization layers 234 are respectively exposed by openings formed in a bottommost layer of the dielectric layers 232 for connecting with the vias 220 .
- the numbers of the metallization layers and the dielectric layers included in the redistribution circuit structure 230 are not limited thereto, and may be designated and selected based on the demand.
- the redistribution circuit structure 240 includes sequentially forming one or more dielectric layers 242 and one or more metallization layers 244 in alternation, where one metallization layer 244 is sandwiched between two dielectric layers 242 . As shown in FIG. 19 , portions of a top surface of a topmost layer of the metallization layers 244 are respectively exposed by openings formed in a topmost layer of the dielectric layers 242 for connecting with the vias 220 , and portions of a bottom surface of a bottommost layer of the metallization layers 244 are respectively exposed by openings formed in a bottommost layer of the dielectric layers 242 for connecting with other conductive features.
- the numbers of the metallization layers and the dielectric layers included in the redistribution circuit structure 240 are not limited thereto, and may be designated and selected based on the demand.
- the materials of the dielectric layers 232 and the dielectric layers 242 may be PI, PBO, BCB, a nitride such as silicon nitride, an oxide such as silicon oxide, PSG, BSG, BPSG, a combination thereof or the like, which may be patterned using a photolithography and/or etching process.
- the dielectric layers 232 and the dielectric layers 242 formed by suitable fabrication techniques such as spin-on coating, CVD, PECVD, or the like. The disclosure is not limited thereto.
- the materials of the dielectric layers 232 and the dielectric layers 242 may be the same. In an alternative embodiment, the materials of the dielectric layers 232 and the dielectric layers 242 may be different.
- the material of the metallization layers 234 and the metallization layers 244 may be made of conductive materials formed by electroplating or deposition, such as aluminum, titanium, copper, nickel, tungsten, and/or alloys thereof, which may be patterned using a photolithography and etching process.
- the metallization layers 234 and the metallization layers 244 may be patterned copper layers or other suitable patterned metal layers.
- the materials of the metallization layers 234 and the metallization layers 244 may be the same. In an alternative embodiment, the materials of the metallization layers 234 and the metallization layers 244 may be different.
- the bonding pads 254 a are disposed on a surface of the redistribution circuit structure 230 and physically connected to the portions of the top surface of the topmost layer of the metallization layers 234 exposed by the openings formed in the topmost layer of the dielectric layers 232 , where the bonding pads 254 a are physically separated from each other through the solder mask layer 252 a formed on the surface of the redistribution circuit structure 230 with the bonding pads 254 a disposed thereon.
- the bonding pads 254 a are electrically connected to the vias 220 embedded in the core portion 210 .
- the bonding pads 254 b are disposed on a surface of the redistribution circuit structure 240 and physically connected to the portions of the bottom surface of the bottommost layer of the metallization layers 244 exposed by the openings formed in the bottommost layer of the dielectric layers 242 , where the bonding pads 254 b are physically separated from each other through the solder mask layer 252 b formed on the surface of the redistribution circuit structure 240 with the bonding pads 254 b disposed thereon.
- the bonding pads 254 b are electrically connected to the vias 220 embedded in the core portion 210 .
- the bonding pads 254 a are electrically connected to the redistribution circuit structure 230 and the bonding pads 254 b are electrically connected to the redistribution circuit structure 240 .
- the bonding pads 254 a and the bonding pads 254 b may include under bump metallurgy (UBM) patterns, however the disclosure is not limited thereto.
- UBM under bump metallurgy
- the bonding pads 254 a and the bonding pads 254 b are electrically connected to each other though the vias 220 , the redistribution circuit structure 230 , and redistribution circuit structure 240 , for example.
- the redistribution circuit structure 230 and the redistribution circuit structure 240 may be omitted from the circuit element 200 , the disclosure is not limited thereto. That is, for example, the circuit element 200 may include a core portion 210 , a plurality of vias 220 , a plurality of bonding pads 252 a, a plurality of bonding pads 254 b, a solder mask layer 254 a, and a solder mask layer 245 b, where the bonding pads 254 a and the bonding pads 254 b are electrically connected to each other though the vias 220 .
- a plurality of conductive terminals 400 are respectively formed on the bonding pads 254 b. As shown in FIG. 19 , for example, the conductive terminals 400 are physically connected to the bonding pads 254 b. In other words, the conductive terminals 400 are electrically connected to the circuit element 200 through the bonding pads 254 b. Through the bonding pads 254 b, some of the conductive terminals 400 are electrically connected to some of the bonding pads 254 a. In some embodiments, the conductive terminals 400 are, for example, chip connectors or BGA balls.
- the package structure P 2 is physically connected to the circuit element 200 through connecting the conductive elements 180 and the bonding pads 254 a of the circuit element 200 , and the circuit element 200 is physically connected to the substrate 500 through connecting the conductive terminals 400 and the contact pads 510 of the substrate 500 .
- the package structure P 2 is electrically connected to the circuit element 200 through the conductive elements 180 and the bonding pads 254 a
- the circuit element 200 is electrically connected to the substrate 500 through the conductive terminals 400 and the contact pads 510
- the package structure P 2 is electrically connected to the substrate 500 through the conductive elements 180 , the bonding pads 254 a, the conductive terminals 400 and the contact pads 510 .
- the conductive elements 180 are, for example, micro-bumps while the conductive terminals 400 are chip connectors and the conductive terminals 600 are solder balls or BGA balls.
- the package structure depicted in FIG. 19 may be formed by chip on wafer on substrate (CoWoS) packaging processes.
- an underfill UF 1 is optimally formed on the circuit element 200 .
- the underfill UF 1 at least fills the gaps between the package structure P 2 and the circuit element 200 , and wraps sidewalls of the conductive elements 180 .
- a sidewall of the package structure P 2 may further covered by the underfill UF 1 , the disclosure is not limited thereto.
- the underfill UF 1 may be any acceptable material, such as a polymer, epoxy, molding underfill, or the like, for example.
- the underfill UF 1 may be formed by underfill dispensing or any other suitable method. Owing to the underfill UF 1 , the bonding strength between the package structure P 2 and the circuit element 200 are enhanced, thereby improving the reliability of the package structure depicted FIG. 19 .
- FIG. 20 is a schematic cross-sectional view of a package structure in accordance with some exemplary embodiments of the disclosure.
- the elements similar to or substantially the same as the elements described previously will use the same reference numbers, and certain details or descriptions (e.g. the materials, formation processes, positioning configurations, etc.) of the same elements would not be repeated herein.
- a package 800 is provided and bonded to the package structure P 2 depicted in FIG. 16 to form the package structure having a stacked structure.
- the detail of the package structure P 2 is described in FIG. 16 , and thus is not repeated herein.
- the package 800 has a substrate 810 , semiconductor dies 820 a and 820 b, bonding wires 830 a and 830 b, conductive pads 840 , conductive pads 850 , an insulating encapsulation 860 , and the joining solder balls (not shown).
- the semiconductor die 820 a with a connecting film DA 4 disposed thereon and the semiconductor die 820 b with a connecting film DA 5 are provided and are disposed on the substrate 810 .
- the connecting film DA 4 is located between the semiconductor die 820 a and the substrate 810
- the connecting film DA 5 is located between the semiconductor die 820 a and the semiconductor die 820 b.
- the connecting films DA 4 and DA 5 may be, for example, a die attach film, a layer made of adhesives or epoxy resin, or the like.
- the semiconductor dies 820 a and 820 b are mounted on one surface (e.g. a surface S 1 ) of the substrate 810 .
- the semiconductor dies 820 a and 820 b may be logic chips (e.g., central processing units, microcontrollers, etc.), memory chips (e.g., dynamic random access memory (DRAM) chips, static random access memory (SRAM) chips, etc.), power management chips (e.g., power management integrated circuit (PMIC) chips), radio frequency (RF) chips, sensor chips, signal processing chips (e.g., digital signal processing (DSP) chips), front-end chips (e.g., analog front-end (AFE) chips, the like, or a combination thereof).
- logic chips e.g., central processing units, microcontrollers, etc.
- memory chips e.g., dynamic random access memory (DRAM) chips, static random access memory (SRAM) chips, etc.
- power management chips e.g., power management integrated circuit (PMIC) chips
- the semiconductor dies 820 a and 820 b are DRAM chips, as shown in FIG. 20 , for example.
- the semiconductor dies 820 a and 820 b may be the same.
- the disclosure is not limited thereto; in an alternative embodiment, the semiconductor dies 820 a and 820 b may be different from each other.
- the bonding wires 830 a and 830 b are respectively used to provide electrical connections between the semiconductor dies 820 a, 820 b and some of the conductive pads 840 (such as bonding pads) located on the surface S 1 of the substrate 810 . Owing to the bonding wires 830 a and 830 b, the semiconductor dies 820 a and 820 b are electrically connected to the substrate 810 .
- the insulating encapsulation 860 is formed on the surface S 1 of the substrate 810 to encapsulate the semiconductor dies 820 a, 820 b, the bonding wires 830 a, 830 b, and the conductive pads 840 to protect these components.
- the materials of the insulating encapsulation 860 is the same as the insulating encapsulation 140 / 140 ′, and thus is not repeated herein. In one embodiment, the materials of the insulating encapsulation 860 is different from the insulating encapsulation 140 / 140 ′, the disclosure is not limited thereto.
- interconnects (not shown) or through insulator vias (not shown) embedded in the substrate 810 may be used to provide electrical connection between the conductive pads 840 and the conductive pads 850 (such as bonding pads) that are located on another surface (e.g. a surface S 2 opposite to the surface S 1 ) of the substrate 810 .
- some of the conductive pads 850 are electrically connected to the semiconductor dies 820 a and 820 b through these insulator vias or interconnects (not shown) in addition to some of the conductive pads 840 and the bonding wires 830 a, 830 b.
- the conductive pads 850 of the package 800 are physically connected to the conductive elements 180 of the package structure P 2 , and the package 800 is electrically coupled to the package structure P 2 .
- the redistribution circuit structure 150 is electrically connected to the substrate 810 of the package 800 through the conductive elements 180 and the conductive pads 850 .
- the semiconductor dies 820 a, 820 b are electrically communicated to the semiconductor dies 130 of the package structure P 2 .
- an underfill UF 2 fills the gaps between the conductive elements 180 and the substrate 810 , for example.
- the formation and material of the underfill UF 2 may be the same or similar to the formation of the material of the underfill UF 1 described in FIG. 19 , the disclosure is not limited thereto. Owing to the underfill UF 2 , a bonding strength between the package structure P 2 and the package 800 are enhanced, thereby improving the reliability of the package structure depicted FIG. 20 .
- the package structure P 2 may be replaced with the package structure P 1 depicted in FIG. 15 or the package structure P 3 depicted in FIG. 17 , the disclose is not limited thereto.
- a package structure includes a semiconductor die and a redistribution circuit structure.
- the redistribution circuit structure is disposed on and electrically connected to the semiconductor die and includes a metallization layer and a dielectric layer disposed on the metallization layer.
- the metallization layer has conductive patterns, where each of the conductive patterns includes crystal grains, the crystal grains each are in a column shape and include a plurality of first banded structures having copper atoms oriented on a (220) lattice plane.
- a circuitry structure includes a copper conductive layer and a dielectric layer.
- the copper conductive layer includes via patterns and routing patterns, where each of the via patterns and the routing patterns includes a plurality of copper crystal grains
- the plurality of copper crystal grains each include first banded structures having copper atoms oriented on a (220) lattice plane and second banded structures having copper atoms oriented on a (111) lattice plane, where a ratio of a number of the first banded structures to a number of the second banded structures is approximately less than or substantially equal to 0.4 and is approximately less than 1.0.
- the dielectric layer is disposed on the copper conductive layer and is at least partially overlapped with the via patterns and the routing patterns.
- a manufacturing method of package structure includes the following steps, providing at least one semiconductor die; encapsulating the at least one semiconductor die in an insulating encapsulation; forming a redistribution circuit structure on the semiconductor die, wherein the redistribution circuit structure is electrically connected to the semiconductor die, and forming the redistribution circuit structure comprises: forming a metallization layer having conductive patterns composed of columnar structures of copper crystal grains comprising first banded structures having copper atoms oriented on a (220) lattice plane; and depositing a dielectric layer at least partially covering the metallization layer; and disposing first conductive terminals on the redistribution circuit structure.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Geometry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
- Semiconductor devices and integrated circuits are typically manufactured on a single semiconductor wafer. The dies of the wafer may be processed and packaged with other semiconductor devices or dies at the wafer level, and various technologies have been developed for the wafer level packaging (e.g. formation of redistribution circuit structure/layer). In addition, such packages may further be integrated to a semiconductor substrate or carrier after dicing. Therefore, the reliability of the electrical performance within an internal component (e.g. a redistribution circuit structure) within each package becomes important.
- Aspects of the disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
-
FIG. 1 toFIG. 6 andFIG. 8 toFIG. 15 are schematic cross-sectional views of various stages in a manufacturing method of a package structure in accordance with some embodiments of the disclosure. -
FIG. 7A is an enlarged, schematic cross-sectional view of a portion of a conductive pattern depicted inFIG. 6 . -
FIG. 7B is an enlarged, schematic top view of a portion of a conductive pattern depicted inFIG. 6 . -
FIG. 16 is a schematic cross-sectional view of a package structure in accordance with some exemplary embodiments of the disclosure. -
FIG. 17 is a schematic cross-sectional view of a package structure in accordance with some exemplary embodiments of the disclosure. -
FIG. 18 is a schematic cross-sectional view of a package structure in accordance with some exemplary embodiments of the disclosure. -
FIG. 19 is a schematic cross-sectional view of a package structure in accordance with some exemplary embodiments of the disclosure. -
FIG. 20 is a schematic cross-sectional view of a package structure in accordance with some exemplary embodiments of the disclosure. -
FIG. 21 is a schematic diagram illustrating an electroplating apparatus for performing an electrochemically plating process in accordance with some exemplary embodiments of the disclosure. - The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components, values, operations, materials, arrangements, or the like, are described below to simplify the disclosure. These are, of course, merely examples and are not intended to be limiting. Other components, values, operations, materials, arrangements, or the like, are contemplated. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- Further, spatially relative terms, such as “beneath”, “below”, “lower”, “over”, “above”, “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- In addition, terms, such as “first”, “second”, “third”, “fourth” and the like, may be used herein for ease of description to describe similar or different element(s) or feature(s) as illustrated in the figures, and may be used interchangeably depending on the order of the presence or the contexts of the description.
- Other features and processes may also be included. For example, testing structures may be included to aid in the verification testing of the 3D packaging or 3DIC devices. The testing structures may include, for example, test pads formed in a redistribution layer or on a substrate that allows the testing of the 3D packaging or 3DIC, the use of probes and/or probe cards, and the like. The verification testing may be performed on intermediate structures as well as the final structure. Additionally, the structures and methods disclosed herein may be used in conjunction with testing methodologies that incorporate intermediate verification of known good dies to increase the yield and decrease costs.
-
FIG. 1 toFIG. 6 andFIG. 8 toFIG. 15 are schematic cross-sectional views of various stages in a manufacturing method of a package structure in accordance with some embodiments of the disclosure.FIG. 7A is an enlarged, schematic cross-sectional view of a portion of a conductive pattern depicted inFIG. 6 .FIG. 7B is an enlarged, schematic top view of a portion of a conductive pattern depicted inFIG. 6 . In some embodiments, the manufacturing method is part of a packaging process. InFIG. 1 toFIG. 6 andFIG. 8 toFIG. 15 , more than one (semiconductor) chips or dies are shown to represent plural (semiconductor) chips or dies of the wafer, and one (semiconductor) package structure is shown to represent plural (semiconductor) package structures obtained following the (semiconductor) manufacturing method, however the disclosure is not limited thereto. In other embodiments, one or more than one (semiconductor) chips or dies are shown to represent plural (semiconductor) chips or dies of the wafer, and one or more than one (semiconductor) package structure are shown to represent plural (semiconductor) package structures obtained following the (semiconductor) manufacturing method, however the disclosure is not limited thereto. - Referring to
FIG. 1 , in some embodiments, acarrier 112 with adebond layer 114 and abuffer layer 116 coated thereon is provided. In one embodiment, thecarrier 112 may be a glass carrier or any suitable carrier for carrying a semiconductor wafer or a reconstituted wafer for the manufacturing method of the semiconductor package. In some embodiments, thedebond layer 114 is disposed on thecarrier 112, and the material of thedebond layer 114 may be any material suitable for bonding and debonding thecarrier 112 from the above layer(s) (e.g. thebuffer layer 116 depicted inFIG. 1 ) or bonding and debonding any wafer(s) (e.g. thecarrier 112 depicted inFIG. 1 ) disposed thereon. In some embodiments, thedebond layer 114 may include a release layer (such as a light-to-heat conversion (“LTHC”) layer) or an adhesive layer (such as an ultra-violet curable adhesive or a heat curable adhesive layer). - As shown in
FIG. 1 , in some embodiments, thebuffer layer 116 is disposed on thedebond layer 114, and thedebond layer 114 is located between thecarrier 112 and thebuffer layer 116. In some embodiments, thebuffer layer 116 may be a dielectric material layer. In some embodiments, thebuffer layer 116 may be a polymer layer which made of polyimide (PI), polybenzoxazole (PBO), benzocyclobutene (BCB), or any other suitable polymer-based dielectric material. In some embodiments, thebuffer layer 116 may be Ajinomoto buildup film (ABF), solder resist film (SR), or the like. The top surface of thebuffer layer 116 may be levelled and may have a high degree of coplanarity. However, the disclosure is not limited thereto; in other embodiments, thebuffer layer 116 may be omitted. - For example, the
debond layer 114 and thebuffer layer 116 may be formed by a suitable fabrication technique such as spin-coating, lamination, deposition, or the like. The disclosure is not specifically limited thereto. - In some embodiments, at least one semiconductor die is disposed on the
carrier 112. As illustrated inFIG. 1 , in some embodiments, the at least one semiconductor die includes a plurality of semiconductor dies, such as a semiconductor die 130-1, a semiconductor die 130-2, and a semiconductor die 130-3. In the disclosure, the semiconductor dies 130-1, 130-2, 130-3 are referred to as semiconductor dies 130. As shown inFIG. 1 , only three semiconductor dies 130 (e.g., the semiconductor dies 130-1, 130-2, 130-3) are presented for illustrative purposes, however, it should be noted that the number of the semiconductor dies 130 may be one or more than one, the disclosure is not limited thereto. - In some embodiments, the semiconductor dies 130 are picked and placed over the
carrier 112 and disposed on thebuffer layer 116. For example, as shown inFIG. 1 , the semiconductor dies 130-1, 130-2, 130-3 are arranged aside to each other along a direction X, and the direction X is perpendicular to a stacking direction Z of thecarrier 112, thedebond layer 114, thebuffer layer 116, and the semiconductor dies 130-1, 130-2, 130-3. In other embodiments, the semiconductor dies 130-1, 130-2, 130-3 are arranged aside to each other along a direction Y, and the direction Y is different from the direction X and the stacking direction Z, and is perpendicular to the stacking direction Z. - In some embodiments, the semiconductor dies 130-1, 130-2, 130-3 each include a
semiconductor substrate 130 s having anactive surface 130 a and abackside surface 130 f opposite to theactive surface 130 a, a plurality ofpads 130 b distributed on theactive surface 130 a, apassivation layer 130 c covering theactive surface 130 a and a portion of thepads 130 b, a plurality ofconductive vias 130 d connecting to thepads 130 b exposing by thepassivation layer 130 c, and aprotection layer 130 e disposed on theconductive vias 130 d. Thepads 130 b, thepassivation layer 130 c, theconductive vias 130 d, and theprotection layer 130 e are formed on thesemiconductor substrate 130 s. Thepads 130 b are partially exposed by thepassivation layer 130 c, theconductive vias 130 d are respectively disposed on and electrically connected to thepads 130 b, and theprotection layer 130 e covers thepassivation layer 130 c exposed by theconductive vias 130 d and theconductive vias 130 d. - However, the disclosure may not be limited thereto. For example, the
conductive vias 130 d and theprotection layer 130 e may be omitted. In an alternative embodiment, the semiconductor dies 130-1, 130-2, 130-3 each may include thesemiconductor substrate 130 s having theactive surface 130 a and thebackside surface 130 f opposite to theactive surface 130 a, the plurality ofpads 130 b distributed on theactive surface 130 a, and thepassivation layer 130 c covering theactive surface 130 a and a portion of thepads 130 b. - The material of the
semiconductor substrate 130 s may include a silicon substrate including active components (e.g., transistors and/or memories such as N-type metal-oxide semiconductor (NMOS) and/or P-type metal-oxide semiconductor (PMOS) devices, or the like) and/or passive components (e.g., resistors, capacitors, inductors or the like) formed therein. In some embodiments, such active components and passive components may be formed in a front-end-of-line (FEOL) process. In an alternative embodiment, thesemiconductor substrate 130 s may be a bulk silicon substrate, such as a bulk substrate of monocrystalline silicon, a doped silicon substrate, an undoped silicon substrate, or a silicon-on-insulator (SOI) substrate, where the dopant of the doped silicon substrate may be an N-type dopant, a P-type dopant or a combination thereof. The disclosure is not limited thereto. - In addition, the
semiconductor substrate 130 s may further include an interconnection structure (not shown) disposed on theactive surface 130 a. In certain embodiments, the interconnection structure may include one or more inter-dielectric layers and one or more patterned conductive layers stacked alternately for providing routing function to the active components and the passive components embedded in thesemiconductor substrate 130 s, where thepads 130 b may be referred to as an outermost layer of the patterned conductive layers. In one embodiment, the interconnection structure may be formed in a back-end-of-line (BEOL) process. For example, the inter-dielectric layers may be silicon oxide layers, silicon nitride layers, silicon oxy-nitride layers, or dielectric layers formed by other suitable dielectric materials, and the inter-dielectric layers may be formed by deposition or the like. For example, the patterned conductive layers may be patterned copper layers or other suitable patterned metal layers, and the patterned conductive layers may be formed by electroplating or deposition. However, the disclosure is not limited thereto. - The
pads 130 b are aluminum pads or other suitable metal pads, for example. Theconductive vias 130 d are copper pillars, copper alloy pillar or other suitable metal pillars containing copper metal, for example. In some embodiments, thepassivation layer 130 c and theprotection layer 130 e may be a PBO layer, a PI layer or other suitable polymers. In some alternative embodiments, thepassivation layer 130 c and theprotection layer 130 e may be made of inorganic materials, such as silicon oxide, silicon nitride, silicon oxynitride, or any suitable dielectric material. The material of thepassivation layer 130 c can be the same or different from the material of theprotection layer 130 e, for example. - It is noted that, the at least one semiconductor die, such as the semiconductor dies 130 (e.g. the semiconductor die 130-1, the semiconductor die 130-2 and the semiconductor die 130-3), described herein may be referred to as a semiconductor chip or an integrated circuit (IC). In an alternative embodiment, the semiconductor dies 130-1, 130-2, 130-3 described herein may be semiconductor devices. In certain embodiments, the semiconductor dies 130-1, 130-2, 130-3 may include one or more digital chips, analog chips or mixed signal chips, such as application-specific integrated circuit (“ASIC”) chips, sensor chips, wireless and radio frequency (RF) chips, memory chips, logic chips or voltage regulator chips.
- In certain embodiments, the at least one semiconductor die described herein, except for the semiconductor dies 130 (e.g. the semiconductor die 130-1, the semiconductor die 130-2 and the semiconductor die 130-3), may further include additional semiconductor die(s) of the same type or different types. In an alternative embodiment, the additional semiconductor die(s) may include digital chips, analog chips or mixed signal chips, such as ASIC chips, sensor chips, wireless and RF chips, memory chips, logic chips or voltage regulator chips. The disclosure is not limited thereto.
- In the disclosure, it should be appreciated that the illustration of the semiconductor dies 130 (e.g. the semiconductor dies 130-1, 130-2, 130-3) and other components throughout all figures is schematic and is not in scale. In one embodiment, at least two of the semiconductor dies 130 (e.g. the semiconductor dies 130-1, 130-2, 130-3) may be the same. In an alternative embodiment, at least two of the semiconductor dies 130 (e.g. the semiconductor dies 130-1, 130-2, 130-3) may be different from each other.
- Continued on
FIG. 1 , in some embodiments, the semiconductor dies 130 (e.g. the semiconductor dies 130-1, 130-2, 130-3) are respectively disposed on thebuffer layer 116 with connecting films DA1, DA2, DA3. In other words, thebackside surface 130 f of each of the semiconductor die 130-1, the semiconductor die 130-2 and the semiconductor die 130-3 are respectively adhered to thebuffer layer 116 by the connecting film DA1, the connecting film DA2 and the connecting film DA3. That is, the connecting film DA1 is sandwiched between thebackside surface 130 f of the semiconductor die 130-1 and thebuffer layer 116, the connecting film DA2 is sandwiched between thebackside surface 130 f of the semiconductor die 130-2 and thebuffer layer 116, and the connecting film DA3 is sandwiched between thebackside surface 130 f of the semiconductor die 130-3 and thebuffer layer 116. Owing to the connecting films DA1, DA2, DA3, the semiconductor dies 130-1, 130-2, 130-3 are stably adhered to thebuffer layer 116. In some embodiments, the connecting films DA1, DA2, DA3 may be, but not limited to, a die attach film or a layer made of adhesives, epoxy-based resin, acrylic polymer, other suitable insulating material, or the like, and which may be with or without fillers filled therein (such as silica, alumina, or the like). In alternative embodiments, the connecting films DA1, DA2, DA3 may be omitted, the disclosure is not limited thereto. - In other embodiments of which the
buffer layer 116 is omitted as mentioned above, each of the semiconductor dies 130 (e.g. the semiconductor dies 130-1, 130-2, 130-3) is then disposed on thedebond layer 114 through the connecting films DA1, DA2, DA3, respectively. In further other embodiments of which the connecting films DA1, DA2, DA3 are omitted as mentioned above, each of the semiconductor dies 130 (e.g. the semiconductor dies 130-1, 130-2, 130-3) is then disposed on thedebond layer 114 through thebuffer layer 116, respectively. - Referring to
FIG. 2 , in some embodiments, the semiconductor dies 130 are encapsulated in an insulatingencapsulation 140. In some embodiments, the insulatingencapsulation 140 is formed on thebuffer layer 116 and over thecarrier 112. As shown inFIG. 2 , the insulatingencapsulation 140 at least fills up the gaps between the semiconductor dies 130 (e.g. the semiconductor die 130-1, the semiconductor die 130-2 and the semiconductor die 130-3) and the gaps between the connecting films DA1, DA2, DA3, for example. In some embodiments, the insulatingencapsulation 140 covers the semiconductor dies 130. In other words, for example, the semiconductor dies 130 are not accessibly revealed by and embedded in the insulatingencapsulation 140. - In some embodiments, the insulating
encapsulation 140 is a molding compound formed by a molding process. In some embodiments, the insulatingencapsulation 140, for example, may include polymers (such as epoxy resins, phenolic resins, silicon-containing resins, or other suitable resins), dielectric materials, or other suitable materials. In an alternative embodiment, the insulatingencapsulation 140 may include an acceptable insulating encapsulation material. In some embodiments, the insulatingencapsulation 140 may further include inorganic filler or inorganic compound (e.g. silica, clay, and so on) which can be added therein to optimize coefficient of thermal expansion (CTE) of the insulatingencapsulation 140. The disclosure is not limited thereto. - Referring to
FIG. 3 , in some embodiments, the insulatingencapsulation 140 is planarized to form an insulatingencapsulation 140′ exposing the semiconductor dies 130. In certain embodiments, as shown inFIG. 3 , after the planarization,top surfaces 130 t of the semiconductor dies 130 (including top surfaces S130 d of theconductive vias 130 d and top surfaces S130 e of theprotection layer 130 e of each of the semiconductor dies 130-1, 130-2, 130-3) are exposed by atop surface 140 t of the insulatingencapsulation 140′. That is, for example, thetop surfaces 130 t of the semiconductor dies 130 become substantially leveled with thetop surface 140 t of the insulatingencapsulation 140′. In other words, thetop surfaces 130 t of the semiconductor dies 130 and thetop surface 140 t of the insulatingencapsulation 140′ are substantially coplanar to each other. In some embodiments, as shown inFIG. 3 , the semiconductor dies 130 are accessibly revealed by the insulatingencapsulation 140′. That is, for example, theconductive vias 130 d of each of the semiconductor dies 130-1, 130-2, 130-3 are accessibly revealed by the insulatingencapsulation 140′. In some embodiments, for example, sidewalls 130 sw of the semiconductor dies 130 are also covered by the insulatingencapsulation 140′. - The insulating
encapsulation 140 may be planarized by mechanical grinding or chemical mechanical polishing (CMP), for example. After the planarizing step, a cleaning step may be optionally performed, for example to clean and remove the residue generated from the planarizing step. However, the disclosure is not limited thereto, and the planarizing step may be performed through any other suitable method. - In some embodiments, during planarizing the insulating
encapsulation 140, theconductive vias 130 d and theprotection layer 130 e of the semiconductor dies 130-1, the semiconductor die 130-2, and/or the semiconductor die 130-3 may also be planarized. In certain embodiments, the planarizing step may be, for example, performed on the over-molded insulatingencapsulation 140 to level thetop surface 140 t of the insulatingencapsulation 140′ and thetop surfaces 130 t of the semiconductor dies 130 (including the top surfaces S130 d of theconductive vias 130 d and the top surfaces S130 e of theprotection layer 130 e of each of the semiconductor dies 130-1, 130-2, 130-3). - In some embodiments, a
redistribution circuit structure 150 is formed on the semiconductor dies 130 and the insulatingencapsulation 140′. In some embodiments, as shown inFIG. 4 toFIG. 12 , theredistribution circuit structure 150 includes at least one dielectric layer 151 (e.g. a dielectric layer 151-1, a dielectric layer 151-2, a dielectric layer 151-3 and a dielectric layer 151-4), at least one seed layer 152 (e.g. a seed layer 152-1, a seed layer 152-2, a seed layer 152-3 and a seed layer 152-4), at least one seed layer 153 (e.g. a seed layer 153-1, a seed layer 153-2, a seed layer 153-3, and a seed layer 153-4), and at least one metallization layer 154 (e.g. a metallization layer 154-1, a metallization layer 154-2 a, a metallization layer 154-2 b, a metallization layer 154-3 and a metallization layer 154-4). However, in the disclosure, the numbers of layers of thedielectric layer 151, theseed layer 152, theseed layer 153, and themetallization layer 154 are not limited to what is depicted inFIG. 4 toFIG. 12 , where the numbers of the layers of thedielectric layer 151, theseed layer 152, theseed layer 153 and themetallization layer 154 may be one or more than one. - Referring to
FIG. 4 , in some embodiments, a seed layer SLa is formed on the semiconductor dies 130 and the insulatingencapsulation 140′. For example, the seed layer SLa is formed on the semiconductor dies 130 and the insulatingencapsulation 140′ in a form of a blanket layer made of metal or metal alloy materials, the disclosure is not limited thereto. In the disclosure, the seed layer SLa is referred to as a metallic seed layer. In some embodiments, a material of the seed layer SLa may include titanium. The seed layer SLa may be formed using, for example, sputtering, physical vapor deposition (PVD), or the like. In some embodiments, a thickness Ta of the seed layer SLa is greater than 0 Å and is less than or substantially equal to 2 kÅ. In some embodiments, the seed layer SLa is conformally formed on the semiconductor dies 130 and the insulatingencapsulation 140′ as a thin layer composed of titanium. As shown inFIG. 4 , in some embodiments, the seed layer SLa is in physical contact with theconductive vias 130 d of the semiconductor dies 130 and thetop surface 140 t of the insulatingencapsulation 140′. - Continued on
FIG. 4 , in some embodiments, a seed layer SLb is formed on the seed layer SLa. For example, the seed layer SLb is formed on the seed layer SLa in a form of a blanket layer made of metal or metal alloy materials, the disclosure is not limited thereto. In the disclosure, the seed layer SLb is referred to as a metallic seed layer. In some embodiments, a material of the seed layer SLb may include copper. The seed layer SLb may be formed using, for example, sputtering, PVD, or the like. In some embodiments, a thickness Tb of the seed layer SLb is greater than 0 Å and is less than or substantially equal to 10 kÅ. In some embodiments, the seed layer SLb is conformally formed on the seed layer SLa as a thin layer composed of copper. As shown inFIG. 4 , in some embodiments, the seed layer SLb is in physical contact with the seed layer SLa. That is, for example, the seed layer SLa is sandwiched between the insulatingencapsulation 140′ and the seed layer SLb and between the semiconductor dies 130 and the seed layer SLb. - In some embodiments, a sum of the thickness Ta of the seed layer SLa and the thickness Tb of the seed layer SLb is approximately ranging from 0.1 kÅ to 12 kÅ. In one embodiment, the thickness Tb of the seed layer SLb is greater than the thickness Ta of the seed layer SLa. In another embodiment, the thickness Tb of the seed layer SLb is substantially equal to the thickness Ta of the seed layer SLa. In other words, the thickness Ta of the seed layer SLa is less than the thickness Tb of the seed layer SLb.
- As illustrated in
FIG. 4 , in some embodiments, a resist layer PR is formed on the seed layer SLb, where the resist layer PR includes at least one opening OP, for example. In some embodiments, as shown inFIG. 4 , a plurality of openings OP are formed in the resist layer PR. As shown inFIG. 4 , portions of the seed layer SLb are exposed by the openings OP formed in the resist layer PR, respectively. The number of the openings OP may, for example, correspond to the number of later-formed conductive structure(s) (such as a conductive pillar, a conductive via, a conductive trace, or a conductive segment). As shown inFIG. 4 , for example, position locations of at least a portion of the openings OP are corresponding to (e.g. overlapped with) position locations of theconductive vias 130 d of each of the semiconductor die 130-1, the semiconductor die 130-2 and the semiconductor die 130-3. In one embodiment, the resist layer PR may be formed by coating and photolithography processes or the like; however, the disclosure is not limited thereto. In some embodiments, a material of the resist layer PR, for example, includes a positive resist material or a negative resist material, that is suitable for a patterning process such as a photolithography process with a mask or a mask-less photolithography process (for instance, an electron-beam (e-beam) writing or an ion-beam writing). In the disclosure, the resist layer PR is referred to as a photoresist layer. - Referring to
FIG. 5 , in some embodiments, the metallization layer 154-1 is formed over the seed layer SLb and in the openings OP of the resist layer PR. In some embodiments, the material of the metallization layer 154-1 may include a metal material such as copper or copper alloys, or the like. Throughout the description, the term “copper” is intended to include substantially pure elemental copper, copper containing unavoidable impurities, and copper alloys containing minor amounts of elements such as tantalum, indium, tin, zinc, manganese, chromium, titanium, germanium, strontium, platinum, magnesium, aluminum or zirconium, etc. The number of patterns of the metallization layer 154-1 can be selected based on the demand, and adjusted by changing the number of the openings OP. In some embodiments, the metallization layer 154-1 is formed by plating process. - For example, the metallization layer 154-1 is formed by forming a metallic material filling the openings OP formed in the resist layer PR to form the metallization layer 154-1 through electroplating (ECP), where metal ions in a plating solution (also known as a plating bath) are deposited on a targeted object (e.g. the seed layer SLb exposed by the openings OP) due to an electric current passed through the targeted object and into the plating solution causes migration of the metal ions in the plating solution to the surface of the targeted object. In some embodiments, the formation of the metallization layer 154-1 may include the following steps: providing an anode (denoted as 11 in
FIG. 21 ) placed in a plating bath tank (denoted as 10 inFIG. 21 ) filled with the plating solution (denoted as 13 inFIG. 21 ); placing the structure depicted inFIG. 4 (serving as a cathode and denoted as 12 inFIG. 21 ) into theplating solution 13; and respectively applying voltages from a power source (denoted as 14 inFIG. 21 ) to the structure depicted inFIG. 4 (e.g., the cathode 12) and theanode 11 to carry out an electrodeposition at the exposed seed layer SLb of the structure depicted inFIG. 4 to perform the electroplating process. - A material of the anode is, for example, the same as the material of the metallization layer 154-1, e.g. copper. In the electroplating process, the structure depicted in
FIG. 4 and the anode are immersed in the plating solution containing ions that permit the flow of electricity. In some embodiments, the voltage applied to the anode is a positive voltage, while the voltage applied to the structure depicted inFIG. 4 (serving as cathode) is a lower voltage relative to the voltage applied to the anode. After the positive voltage is applied to the anode, copper in the anode is oxidized by losing two electrons, which allows it to dissolve in the plating solution as in a form of metal ions (cation Cu2+). After the lower voltage is applied to the structure depicted inFIG. 4 (serving as the cathode), the dissolved metal ions (cation Cu2+) in the plating solution are reduced to metallic copper onto the structure depicted inFIG. 4 (e.g. the exposed seed layer SLb) by gaining two electrons. The result is the transfer of copper form the anode to the structure depicted inFIG. 4 , which is the formation of the metallization layer 154-1 formed on the exposed seed layer SLb as shown inFIG. 5 . The rate at which the anode is dissolved is substantially equal to the rate at which the structure depicted inFIG. 4 (e.g. the exposed seed layer SLb) is plated. In some embodiments, the structure depicted inFIG. 4 (serving as cathode) and the anode may be rotated after (or before, upon) being immersed in the plating solution at a plating rotation speed to prevents bubble entrapment on a plated-to-be surface of the exposed seed layer SLb of the structure depicted inFIG. 4 , thereby ensuring uniformity of the plating and averaging possible disturbances and improves electrolyte transport to the structure depicted inFIG. 4 . - For example, the plating solution for plating copper includes hydrochloric acid (HCl), copper sulfate (CuSO4), sulfuric acid (H2SO4), and a first additive. The sulfuric acid disassociates the copper ions from the copper sulfate, allowing the copper sulfate to migrate to the exposed seed layer SLb and form copper plate, while the chloride ions prevent copper oxide generated by the reaction between the copper ions in the plating solution and oxygen (O2) in the environment. In some embodiments, an amount of chloride ions in the plating solution is approximately in a range of 5 ppm to 100 ppm. In some embodiments, a concentration of copper sulfate in the plating solution is approximately ranging from 5 g/L to 300 g/L. In some embodiments, a concentration of sulfuric acid in the plating solution is approximately ranging from 10 g/L to 200 g/L.
- In some embodiments, the first additive includes a compound represented by the following formula,
- where R1 and R2 independently are selected from a group consisting of a substituted or unsubstituted aromatic group and a substituted or unsubstituted hetero aromatic group, and n is an integer of 5 to 250. In some embodiments, the first additive has a weight average molecular weight (Mw) approximately ranging from 200 to 10,000. For example, a concentration of the first additive in the plating solution is approximately ranging from 0.2 mL/L to 20 mL/L.
- In the disclosure, the first additive may be referred to as a suppressor, where in the formation of the metallization layer 154-1 through the plating process (e.g. ECP), the first additive inhibits the grow of copper oriented at a (111) copper lattice plane (e.g. second banded
structures 320 inFIG. 7A ) but promotes the grow of copper oriented at a (220) copper lattice plane (e.g. first bandedstructures 310 inFIG. 7A ). In some embodiments, through the plating process, each pattern of the metallization layer 154-1 has a plurality ofcopper crystal grains 300, and thecopper crystal grains 300 each have a columnar shape (e.g. a columnar structure) extending along the stacking direction Z as shown in the enlarged cross-sectional view ofFIG. 7A . For example, eachcopper crystal grain 300 is formed in a columnar structure by stacking the firstbanded structures 310 and the secondbanded structure 320 along the stacking direction Z. In some embodiments, for the metallization layer 154-1, a ratio of a number of the firstbanded structures 310 to a number of the secondbanded structures 320 is approximately less than or substantially equal to 0.4 and is approximately less than 1.0. In other words, in eachcopper crystal grain 300, the number of the firstbanded structures 310 is greater than the number of the secondbanded structures 320. Owing to the first additive, the growth orientation of thecopper crystal grains 300 in the metallization layer 154-1 can be fine-tuned by the first additive, where the copper ions are disposed on the exposed seed layer SLb with a (220) crystallization. - For example, the first banded
structures 310 and the secondbanded structures 320 individually has a first size measured along the direction X and a second size measured along the stacking direction Z, where the first size is greater than the second size, as shown inFIG. 7A . In the disclosure, considering the geometry of thecopper crystal grains 300, the first size may be referred to as a width while the second size may be referred to as a height. That is, for eachcopper crystal grain 300, a width W300 of thecopper crystal grain 300 is corresponding to the width of a respective one first bandedstructure 310 or a respective one second bandedstructure 320 of thecopper crystal grain 300, where the width of the respective one first bandedstructure 310 or the respective one second bandedstructure 320 has the maximum width as compared with other first and second bandedstructures copper crystal grain 300. In some embodiments, the width W300 of thecopper crystal grains 300 is approximately in a range of 0.1 μm to 1.5 μm. - As illustrated in
FIG. 7A andFIG. 7B , in some embodiments, each ofcopper crystal grains 300 is physically connected to adjacentcopper crystal grains 300 immediately adjacent thereto at grain boundaries GB thereof, and thus thecopper crystal grains 300 in each pattern of the metallization layer 154-1 are electrically coupled to each other. Owing to the growth orientation of thecopper crystal grains 300 in the metallization layer 154-1, the microstructure of the metallization layer 154-1 is improved, thereby reducing the voids therein. Due to thecopper crystal grains 300 each having the columnar shape and more than 50% of the banded structures (e.g. a total of the first and second bandedstructures 310 and 320) being included in eachcopper crystal grain 300 have copper atoms oriented on the (220) copper lattice plane, the metallization layer 154-1 has high thermal stability and improved mechanical properties (e.g. better toughness, tensile strength, and elongation), which improves the electromagnetic behavior thereof; thereby enhancing the reliability of the package structure P1. In addition, the growth orientation of thecopper crystal grains 300 in the metallization layer 154-1 can be further tuned by controlling a ratio of the thickness Tb to thickness Ta to be greater than or substantially equal to 1, and the copper ions are more preferred to be disposed on the exposed seed layer SLb with a (220) crystallization over a (111) crystallization. - In some embodiment, the plating conditions suitable for implementation of the above electroplating process include a plating rotation speed of about 30 rpm (rotation per minute) to about 500 rpm, a plating current density of about 0.5 ASD (ampere per square decimeter) to about 30 ASD, a bath pH value of about 0.5 to about 3.5, a workable bath temperature of about 20° C. to about 50° C., and a workable bath pressure of about 1 atm. In addition, a workable working gas of the above electroplating process may include air or nitrogen gas (N2), the disclosure is not limited thereto.
- In some embodiments, the plating solution may further include additional second additives such as a brightener (also known as an accelerator), a leveler, and a suppressor. For example, the brightener may include Bis (3-sulfopropyl) disulfide, 3-mercapto-propylsulfonic acid, 3-mercapto-propylsulfonic acid-(3-sulfopropyl)ester, or the like. In some embodiments, a concentration of the brightener may be approximately in a range of 0 mL/L to 50 mL/L. For example, the leveler may include alkylated polyalkyleneimine, 2-mercatothiazoline, or the like. In some embodiments, a concentration of the leveler may be approximately in a range of 0 mL/L to 50 mL/L. For example, the suppressor may include polyalkylene glycol, polyoxyalkyene glycol, copolymer of polyoxyalkyene, or the like. In some embodiments, a concentration of the suppressor may be approximately in a range of 0 mL/L to 50 mL/L. The disclosure is not limited thereto.
- Referring to
FIG. 5 andFIG. 6 , in some embodiments, after the metallization layer 154-1 is formed, the resist layer PR is removed from the structure depicted inFIG. 5 . In some embodiments, the resist layer PR is removed to expose the seed layer SLb not covered by the metallization layer 154-1. In one embodiment, the resist layer PR is removed by acceptable ashing process and/or photoresist stripping process, such as using an oxygen plasma or the like, and the disclosure is not limited thereto. - In some embodiments, the seed layer SLb and the seed layer SLa are sequentially patterned to form the seed layer 153-1 and the seed layer 152-1, respectively. The seed layer 152-1 and the seed layer 153-1 are also referred to as metallic seed layers. In some embodiments, portions of the seed layer SLb is not covered by the metallization layer 154-1 (depicted in
FIG. 5 ) are removed to form the seed layer 153-1, and the portions of the seed layer SLa corresponding to the removed portions of the seed layer SLb are also removed to form the seed layer 152-1. In other words, the seed layer 152-1 and the seed layer 153-1 share the same geometrical shape on the top view, e.g. on the X-Y plane. - In some embodiments, the patterning process may be performed by etching, where the seed layers SLa, SLb are etched to form the seed layers 152-1, 153-1 by using the metallization layer 154-1 as an etching mask. That is, for example, the metallization layer 154-1, the seed layer 152-1 and the seed layer 153-1 share the same geometrical shape on the top view, e.g. on the X-Y plane. For example, the etching process may include a dry etching process or a wet etching process. As shown in
FIG. 6 , the seed layers 152-1, 153-1 each include one or more conductive segments which are physically and electrically isolated from one another, for example. In certain embodiments, the conductive segments of the seed layer 152-1 are physically and electrically connected to a respective one of the conductive segments of the seed layer 153-1, and the conductive segments of the seed layer 153-1 each are physically and electrically connected to a respective one of the patterns of the metallization layer 154-1, as shown inFIG. 6 . In the disclosure, one pattern of the metallization layer 154-1, a respective one conductive segment of the seed layer 153-1, and a respective one conductive segment of the seed layer 152-1 are together referred to as a conductive pattern CP1. In some embodiments, in each of the conductive patterns CP1, a sidewall of the metallization layer 154-1 is aligned with a sidewall of the respective seed layer 152-1 and a sidewall of the respective seed layer 153-1. As shown inFIG. 6 , the seed layer 152-1 is sandwiched between the semiconductor dies 130 and the seed layer 153-1, and the seed layer 153-1 is sandwiched between the seed layer 152-1 and the metallization layer 154-1. The metallization layer 154-1 are electrically connected to the semiconductor dies 130 through the seed layer 152-1 and the seed layer 153-1, for example. The seed layer 153-1 is electrically connected to the semiconductor dies 130 through the seed layer 152-1, and the metallization layer 154-1 is electrically connected to the seed layer 152-1 through the seed layer 153-1, for example. - Referring to
FIG. 8 , in some embodiments, a dielectric material layer DI is formed on the metallization layer 154-1, the semiconductor dies 130, and the insulatingencapsulation 140′. The dielectric layer DI is formed by, but not limited to, forming a blanket layer of dielectric material over the structure depicted inFIG. 6 to completely cover the metallization layer 154-1 and the semiconductor dies 130 and the insulatingencapsulation 140′ exposed by the metallization layer 154-1 and the seed layers 152-1, 153-1. In some embodiments, the material of the dielectric material layer DI may be polyimide, PBO, BCB, a nitride such as silicon nitride, an oxide such as silicon oxide, phosphosilicate glass (PSG), borosilicate glass (BSG), boron-doped phosphosilicate glass (BPSG), a combination thereof or the like. In some embodiments, the dielectric material layer DI may be formed by suitable fabrication techniques such as spin-on coating, chemical vapor deposition (CVD) (such as Plasma Enhanced Chemical Vapor Deposition (PECVD)), or the like. As shown inFIG. 8 , the conductive patterns CP1 (including the seed layer 152-1, the seed layer 153-1, and the metallization layer 154-1) are embedded in and not accessibly revealed by the dielectric material layer DI. - Referring to
FIG. 9 , in some embodiments, a planarizing step is performed on the dielectric material layer DI to form a dielectric layer 151-1. The dielectric material layer DI may be planarized by mechanical grinding or CMP, for example. In some embodiments, a top surface S151-1 of the dielectric layer 151-1 is substantially leveled with a top surface S154-1 of the metallization layer 154-1. That is, the top surface S151-1 of the dielectric layer 151-1 and the top surface S154-1 of the metallization layer 154-1 are substantially coplanar to each other. As shown inFIG. 9 , top surfaces of the conductive patterns CP1 (e.g. the top surface S154-1 of the metallization layer 154-1) are accessibly exposed by and substantially coplanar to the dielectric layer 151-1. - During planarizing the dielectric material layer DI, the metallization layer 154-1 may also be partially planarized. As shown in
FIG. 9 , for example, sidewalls of the metallization layer 154-1 and the seed layers 152-1, 153-1 are wrapped around by the dielectric layer 151-1 while the top surface S154-1 of the metallization layer 154-1 is exposed by the dielectric layer 151-1. After the planarizing step, a cleaning step may be optionally performed, for example to clean and remove the residue generated from the planarizing step. However, the disclosure is not limited thereto, and the planarizing step may be performed through any other suitable method. In the disclosure, the layers (e.g. the dielectric layer 151-1 and the conductive patterns CP1 (including the seed layer 152-1, the seed layer 153-1, and the metallization layer 154-1)) formed inFIG. 4 toFIG. 9 may be referred to as a first build-up layer RDL1 of theredistribution circuit structure 150. - Referring to
FIG. 10 , in some embodiments, the dielectric layer 151-2, the seed layer 152-2, the seed layer 153-2, the metallization layer 154-2 a, and the metallization layer 154-2 b are sequentially formed on the first build-up layer RDL1 of theredistribution circuit structure 150. The formation and material of the dielectric layer 151-2 are the same or similar to the formation and material of the dielectric layer 151-1, the formation and material of the seed layer 152-2 re the same or similar to the formation and material of the seed layer 152-1, the formation and material of the seed layer 153-2 are the same or similar to the formation and material of the seed layer 153-1, and the formations and materials of the metallization layers 154-2 a and 154-2 b are the same or similar to the formation and material of the metallization layer 154-1; thus are not repeated herein for simplicity. It is noted that, in the disclosure, the plating processes of the metallization layer 154-2 b shares the same seed layers (e.g. the seed layers 152-2, 153-2) with the plating process of the metallization layer 154-2 a, where resist layers with different sizes of openings are used in the formations of the metallization layer 154-2 a and the metallization layer 154-2 b. The materials and the formations of the above resist layers with different sizes of openings are the same or similar to the material and the formation of the resist layer PR, and thus are not repeated herein. - In some embodiments, one pattern of the metallization layer 154-2 a, a respective one conductive segment of the seed layer 152-2, and a respective one conductive segment of the seed layer 153-2 are together referred to as a conductive pattern CP2 a, and one pattern of the metallization layer 154-2 a, a respective one pattern of the metallization layer 154-2 b, a respective one conductive segment of the seed layer 152-2, and a respective one conductive segment of the seed layer 153-2 are together referred to as a conductive pattern CP2 b. In some embodiments, for each of the conductive patterns CP2 a and the conductive patterns CP2 b, a sidewall of the metallization layer 154-2 a is aligned with a sidewall of the respective seed layer 152-2 and a sidewall of the respective seed layer 153-2. In other words, for each of the conductive patterns CP2 a and the conductive patterns CP2 b, the metallization layer 154-2 a, the seed layer 153-2, and the seed layer 152-2 share the same geometric shape on the X-Y plane. As shown in
FIG. 10 , in some embodiments, for each of the conductive patterns CP2 b, an projecting area of the metallization layer 154-2 b is less than an projecting area of the metallization layer 154-2 a, where the metallization layer 154-2 b is completely overlapped with the metallization layer 154-2 a along the stacking direction Z on the X-Y plane. - As shown in
FIG. 10 , in some embodiments, the seed layer 152-2 is directly located on the top surface S154-1 of the metallization layer 154-1 and sandwiched between the seed layer 153-2 and the metallization layer 154-1, the seed layer 153-2 is directly located on the seed layer 152-2 and sandwiched between the seed layer 152-2 and the metallization layer 154-2 a, and the metallization layer 154-2 a is directly located on the seed layer 153-2 and sandwiched between the seed layer 153-2 and the metallization layer 154-2 b or sandwiched between the seed layer 153-2 and the dielectric layer 151-2. In some embodiments, if any, the metallization layer 154-2 b is directly located on the metallization layer 154-2 a. The seed layer 153-2 is electrically connected to the metallization layer 154-1 through the seed layer 152-2, and the metallization layer 154-2 a is electrically connected to the seed layer 152-2 through the seed layer 153-2, for example. The metallization layer 154-2 b is electrically connected to the metallization layer 154-2 a through physical connection, for example. - As shown in
FIG. 10 , for example, the metallization layer 154-2 a is embedded in the dielectric layer 151-2 while the metallization layer 154-2 b is exposed by the dielectric layer 151-2. In some embodiments, top surface S154-2 b of the metallization layer 154-2 b is exposed by the dielectric layer 151-2. For example, the top surface 5154-2 b of the metallization layer 154-2 b is substantially leveled with a top surface S151-2 of the dielectric layer 151-2. In some embodiments, as shown inFIG. 10 , the top surface S154-2 b of the metallization layer 154-2 b and the top surface S151-2 of the dielectric layer 151-2 are substantially coplanar to each other. That is, top surfaces of the conductive patterns CP2 a (e.g. top surface of the metallization layer 154-2 a) are not accessibly exposed by the dielectric layer 151-2, while top surfaces of the conductive patterns CP2 b (e.g. the top surface 5154-2 b of the metallization layer 154-2 b) are accessibly exposed by and substantially coplanar to the dielectric layer 151-2. In the disclosure, the layers (e.g. the dielectric layer 151-2, the conductive patterns CP2 a (each including the metallization layer 154-2 a, the seed layer 153-2 and the seed layer 152-2) and the conductive patterns CP2 b (each including the metallization layer 154-2 b, the metallization layer 154-2 a, the seed layer 153-2 and the seed layer 152-2)) may be referred to as a second build-up layer RDL2 of theredistribution circuit structure 150. - Referring to
FIG. 11 , in some embodiments, the dielectric layer 151-3, the seed layer 152-3, the seed layer 153-3, and the metallization layer 154-3 are sequentially formed on the second build-up layer RDL2 of theredistribution circuit structure 150. The formation and material of the dielectric layer 151-3 are the same or similar to the formation and material of the dielectric layer 151-1, the formation and material of the seed layer 152-3 are the same or similar to the formation and material of the seed layer 152-1, the formation and material of the seed layer 153-3 are the same or similar to the formation and material of the seed layer 153-1, and the formation and material of the metallization layer 154-3 are the same or similar to the formation and material of the metallization layer 154-1; thus are not repeated herein. - In some embodiments, one pattern of the metallization layer 154-3, a respective one conductive segment of the seed layer 152-3, and a respective one conductive segment of the seed layer 153-3 are together referred to as a conductive pattern CP3. In some embodiments, as shown in
FIG. 11 , for each of the conductive patterns CP3, a sidewall of the metallization layer 154-3 is aligned with a sidewall of the respective seed layer 152-3 and a sidewall of the respective seed layer 153-3. In other words, for each of the conductive patterns CP3, the metallization layer 154-3, the seed layer 153-3, and the seed layer 152-3 share the same geometric shape on the X-Y plane. - As illustrated in
FIG. 11 , in some embodiments, the seed layer 152-3 is directly located on the metallization layer 154-2 b and sandwiched between the seed layer 153-3 and the metallization layer 154-2 b, the seed layer 153-3 is directly located on the seed layer 152-3 and sandwiched between the seed layer 152-3 and the metallization layer 154-3, and the metallization layer 154-3 is directly located on the seed layer 153-3 and sandwiched between the seed layer 153-3 and the dielectric layer 151-3. In some embodiments, the seed layer 153-3 is electrically connected to the metallization layer 154-2 b through the seed layer 152-3, and the metallization layer 154-3 is electrically connected to the seed layer 152-3 through the seed layer 153-3, as shown inFIG. 11 . - In some embodiments, the dielectric layer 151-3 includes a plurality of openings O1 exposing at least a portion of the metallization layer 154-3. That is, top surfaces S154-3 of a portion of the metallization layer 154-3 are at least partially exposed by the openings O1 formed in the dielectric layer 151-3, for example. The number of the openings O1 is not limited to what is depicted in
FIG. 11 , and may be selected and designated based on the demand; the disclosure is not limited thereto. As shown inFIG. 11 , top surfaces of the conductive patterns CP3 (e.g. the top surfaces S154-3 of the portion of the metallization layer 154-3) are accessibly exposed by the dielectric layer 151-3, in some embodiments. In the disclosure, the layers (e.g. the dielectric layer 151-3 and the conductive patterns CP3 (each including the metallization layer 154-3, the seed layer 153-3 and the seed layer 152-3)) may be referred to as a third build-up layer RDL3 of theredistribution circuit structure 150. - Referring to
FIG. 12 , in some embodiments, the dielectric layer 151-4, the seed layer 152-4, the seed layer 153-4, and the metallization layer 154-4 are sequentially formed on the third build-up layer RDL3 of theredistribution circuit structure 150. The formation and material of the dielectric layer 151-4 are the same or similar to the formation and material of the dielectric layer 151-1, the formation and material of the seed layer 152-4 are the same or similar to the formation and material of the seed layer 152-1, the formation and material of the seed layer 153-4 are the same or similar to the formation and material of the seed layer 153-1, and the formation and material of the metallization layer 154-4 are the same or similar to the formation and material of the metallization layer 154-1; thus are not repeated herein. - In some embodiments, one pattern of the metallization layer 154-4, a respective one conductive segment of the seed layer 152-4, and a respective one conductive segment of the seed layer 153-4 are together referred to as a conductive pattern CP4. In some embodiments, as shown in
FIG. 12 , for each of the conductive patterns CP4, a sidewall of the metallization layer 154-4 is aligned with a sidewall of the respective seed layer 152-4 and a sidewall of the respective seed layer 153-4. In other words, for each of the conductive patterns CP4, the metallization layer 154-4, the seed layer 153-4, and the seed layer 152-4 share the same geometric shape on the X-Y plane. - As illustrated in
FIG. 12 , in some embodiments, the seed layer 152-4 is directly located on the metallization layer 154-3 and sandwiched between the seed layer 153-4 and the metallization layer 154-3, the seed layer 153-4 is directly located on the seed layer 152-4 and sandwiched between the seed layer 152-4 and the metallization layer 154-4, and the metallization layer 154-4 is directly located on the seed layer 153-4 and sandwiched between the seed layer 153-4 and the dielectric layer 151-4. In some embodiments, the seed layer 153-4 is electrically connected to the metallization layer 154-3 through the seed layer 152-4, and the metallization layer 154-4 is electrically connected to the seed layer 152-4 through the seed layer 153-4, as shown inFIG. 12 . - In some embodiments, the dielectric layer 151-4 includes a plurality of openings O2 exposing portions of the metallization layer 154-4 for electrically connecting to later-formed connectors or semiconductor device. That is, at least portions of a top surface S154-4 of the metallization layer 154-4 are exposed by the openings O2 formed in the dielectric layer 151-4, for example. The number of the openings O2 is not limited to what is depicted in
FIG. 12 , and may be selected and designated based on the demand; the disclosure is not limited thereto. As shown inFIG. 12 , top surfaces of the conductive patterns CP4 (e.g. the top surfaces S154-4 of at least the portion of the metallization layer 154-4) are accessibly exposed by the dielectric layer 151-4, in some embodiments. In the disclosure, the layers (e.g. the dielectric layer 151-4 and the conductive patterns CP4 (each including the metallization layer 154-4, the seed layer 153-4 and the seed layer 152-4)) may be referred to as a fourth build-up layer RDL4 of theredistribution circuit structure 150. Upon this, theredistribution circuit structure 150 of the package structure P1 is manufactured. In some embodiments, the conductive patterns CP1, CP2, CP3, CP4 independently may serve as conductive vias (referred to as via patterns) or conductive traces (referred to as routing pattern) for providing routing function for the package structure P1. - Continued on in
FIG. 12 , the semiconductor dies 130-1, 130-2, 130-3 are electrically communicated to each other through theredistribution circuit structure 150, for example. For illustration purpose, there are four build-up layers (e.g. one layer of each of the first, second, third, and fourth build-up layers RDL1, RDL2, RDL3, RDL4) included in theredistribution circuit structure 150 ofFIG. 12 ; however, the disclosure is not limited thereto. The numbers of the first, second, third, and fourth build-up layers RDL1, RDL2, RDL3, RDL4 included in theredistribution circuit structure 150 is not limited in the disclosure. For example, the number of the first and second build-up layers RDL1, RDL2 included in theredistribution circuit structure 150 may be one or more than one, while the number of the third and fourth build-up layers RDL3, RDL4 included in theredistribution circuit structure 150 may be zero, one or more than one. - Referring to
FIG. 13 , in some embodiments, a plurality of seed-layer patterns 160 and a plurality ofconductive elements 170 are formed over theredistribution circuit structure 150. In some embodiments, the seed-layer patterns 160 each are located between a respective one of theconductive elements 170 and the dielectric layer 151-4/the conductive pattern CP4 of theredistribution circuit structure 150. Due to the seed-layer patterns 160, the adhesive strength between theconductive elements 170 and theredistribution circuit structure 150 is enhanced. In some embodiments, the seed-layer patterns 160 are directly located on the portions of the metallization layer 154-4 exposed by the openings O2 formed in the dielectric layer 151-4. As shown inFIG. 13 , in some embodiments, the seed-layer patterns 160 are electrically connected to theredistribution circuit structure 150, and theconductive elements 170 are electrically connected to theredistribution circuit structure 150 through the seed-layer patterns 160. - In some embodiments, the
conductive elements 170 are electrically connected to the semiconductor dies 130 through theredistribution circuit structure 150 and the seed-layer patterns 160. For example, some of theconductive elements 170 are electrically connected to the semiconductor die 130-1 through theredistribution circuit structure 150 and respective ones of the seed-layer patterns 160. For example, some of theconductive elements 170 are electrically connected to the semiconductor die 130-2 through theredistribution circuit structure 150 and respective ones of the seed-layer patterns 160. For example, some of theconductive elements 170 are electrically connected to the semiconductor die 130-3 through theredistribution circuit structure 150 and respective ones of the seed-layer patterns 160. - In some embodiments, the seed-
layer patterns 160 are formed by, but not limited to, forming a blanket layer of a seed layer material (not shown) on the dielectric layer 151-4, forming theconductive elements 170 on the seed layer material blanket layer, patterning the seed layer material blanket layer by using theconductive elements 170 as a mask. For example, the seed layer material blanket layer is conformally formed on the dielectric layer 151-4 and extends into the openings O2 formed in the dielectric layer 151-4 to physically and electrically contact the metallization layer 154-4 exposed by the openings O2, where sidewalls of the openings O2 are completely covered by the seed layer material blanket layer. In some embodiments, the seed layer material blanket layer is referred to as a metal layer, which may be a single layer or a composite layer comprising a plurality of sub-layers formed of different materials. In some embodiments, the seed layer material blanket layer may include titanium, copper, molybdenum, tungsten, titanium nitride, titanium tungsten, combinations thereof, or the like. For example, the seed layer material blanket layer may include a titanium layer and a copper layer over the titanium layer. The seed layer material blanket layer may be formed using, for example, sputtering, PVD, or the like. - In some embodiments, the formation of the
conductive elements 170 may be formed by forming a patterned photoresist layer (not shown) having openings exposing portions of the seed layer material blanket layer by photolithography, and immersing the whole structure including the patterned photoresist layer formed thereon into a plating solution so as to plate theconductive elements 170 on the seed layer material blanket layer corresponding in position to the portions of the seed layer material blanket layer exposed by the openings formed in the patterned photoresist layer. In one embodiment, the patterned photoresist layer may be formed by coating and photolithography processes or the like. In some embodiments, the formation and material of patterned photoresist layer, for example, may be the same or similar to the formation and material of the resist layer PR described inFIG. 4 . Due to the patterned photoresist layer, the size and number of theconductive elements 170 can be easily modified by adjusting the size and number of the openings in the patterned photoresist layer. As shown inFIG. 13 , theconductive elements 170, for example, includes copper pillars, copper vias, or the like; the disclosure is not limited thereto. - After the
conductive elements 170 are formed, the patterned photoresist layer is removed to expose the seed layer material blanket layer not covered by theconductive elements 170. In one embodiment, the patterned photoresist layer is removed by acceptable ashing process and/or photoresist stripping process, such as using an oxygen plasma or the like, and the disclosure is not limited thereto. - In some embodiments, the seed layer material blanket layer is patterned by using the
conductive elements 170 as an etching mask to form the seed-layer patterns 160. For example, the etching process may be a dry etching process, a wet etching process, or a combination thereof; the disclosure is not limited thereto. In other words, the seed layer material blanket layer not covered by theconductive elements 170 are removed to form the seed-layer patterns 160. In some embodiments, as shown inFIG. 13 , sidewalls of the seed-layer patterns 160 are aligned with sidewalls of a respective one of theconductive elements 170. - Referring to
FIG. 14 , in some embodiments, the whole structure depicted inFIG. 13 along with thecarrier 112 is flipped (turned upside down), where theconductive elements 170 are placed to a holding device HD, and thecarrier 112 is then debonded from thebuffer layer 116. In some embodiments, the holding device HD may be an adhesive tape, a carrier film or a suction pad. The disclosure is not limited thereto. - In some embodiments, the
buffer layer 116 is easily separated from thecarrier 112 due to thedebond layer 114. In some embodiments, thecarrier 112 is detached from thebuffer layer 116 through a debonding process, and thecarrier 112 and thedebond layer 114 are removed. In certain embodiments, thebuffer layer 116 is exposed, as show inFIG. 14 . In one embodiment, the debonding process is a laser debonding process. During the debonding step, the holding device HD is used to secure the package structure P1 before debonding thecarrier 112 and thedebond layer 114. - Referring to
FIG. 15 , in some embodiments, theconductive elements 170 are released from the holding device HD to form the package structure P1. In some embodiments, prior to releasing theconductive elements 170 from the holding device HD, a dicing (singulation) process is performed to cut a plurality of the package structure P1 interconnected therebetween into individual and separated package structure P1. In one embodiment, the dicing (singulation) process is a wafer dicing process including mechanical blade sawing or laser cutting. The disclosure is not limited thereto. Up to here, the manufacture of the package structure P1 is completed. - However, the disclosure is not limited thereto. In alternative embodiments, the
conductive elements 170 may be replaced withconductive elements 180 including solder balls or ball grid array (BGA) balls, see a package structure P2 depicted inFIG. 16 . With the embodiments of which theconductive elements 180 being solder balls or BGA balls as shown inFIG. 16 , theseed layer patterns 160 are replaced with under-ball metallurgy (UBM) patterns u1 to avoid the solder material diffusing from theconductive elements 180 to theredistribution circuit structure 150, thereby ensuring the performance of the package structure P2. In some embodiments, the materials of the UBM patterns u1 may include copper, nickel, titanium, tungsten, or alloys thereof or the like, and may be formed in a manner of a multi-layer (e.g. with different materials in any two adjacent layers in the UBM patterns u1) by an electroplating process, for example. The number of the UBM patterns u1 is not limited in this disclosure. - In other alternative embodiments, a plurality of through interlayer vias TIV may be further included, see a package structure P3 depicted in
FIG. 17 . In some embodiments, the through interlayer vias TIV may be through integrated fan-out (InFO) vias. With the embodiment of which the through interlayer vias TIV are included as shown inFIG. 17 , where the through interlayer vias TIV are arranged aside of the semiconductor dies 130 along the direction X (and the direction Y) and are embedded in the insulatingencapsulation 140′. For simplification, only two through interlayer vias TIV are presented inFIG. 17 for illustrative purposes, however it should be noted that the number of the through interlayer vias TIV may be less than two or more than two; the disclosure is not limited thereto. The number of the through interlayer vias TIV to be formed can be selected based on the demand. For example, as shown inFIG. 17 , theconductive elements 170 may be replaced with theconductive elements 180 including solder balls or BGA balls, and theseed layer patterns 160 are replaced with the UBM patterns u1; however, the disclosure is not limited thereto. - In some embodiments, two ends of each of the through interlayer vias TIV are exposed by the insulating
encapsulation 140′. For example, the through interlayer vias TIV are sandwiched between thebuffer layer 116 and theredistribution circuit structurer 150, where a first end of each the through interlayer vias TIV is physically connected to theredistribution circuit structure 150, and the through interlayer vias TIV are electrically connected to the semiconductor dies 130 through theredistribution circuit structure 150. For example, the through interlayer vias TIV are formed on thebuffer layer 116 by photolithography, plating, photoresist stripping processes or any other suitable method. In one embodiment, the through interlayer vias TIV may be formed by, but not limited to, forming a mask pattern (not shown) covering thebuffer layer 116 with openings exposing portions of thebuffer layer 116, forming a metallic material filling the openings to form the through interlayer vias TIV by electroplating (e.g. the plating process described inFIG. 5 ) or deposition, and then removing the mask pattern. For example, the material of the through interlayer vias TIV may include a metal material such as copper or copper alloys, or the like. However, the disclosure is not limited thereto. - Continued on
FIG. 17 , in some embodiments, a plurality of openings (not labeled) are formed in thebuffer layer 116 to exposing a second end of each of the through interlayer vias TIV. The number of the openings is not limited in the disclosure, and may be designated based on the demand and design layout. In certain embodiments, a plurality ofconductive elements 190 are respectively formed on the second end of each of the through interlayer vias TIV exposed by the openings, and a plurality of UBM patterns u2 are respectively formed to be located between one of the through interlayer vias TIV and a respective one of theconductive elements 190. However, the disclosure is not limited thereto, in alternative embodiments, the UBM patterns u2 may be omitted based on the design layout and demand. The formation and material of theconductive elements 190 are the same or similar to the formation and material of theconductive elements 180, and the formation and material of the UBM patterns u2 are the same or similar to the formation and material of theUBM patterns u 1, and thus are not repeated herein. As shown inFIG. 20 , theconductive elements 190 are electrically connected to the semiconductor dies 130 through the UBM patterns u2, the through interlayer vias TIV, and theredistribution circuit structure 150. For example, after theconductive elements 190 are disposed on the through interlayer vias TIV, the package structure P3 having dual-side terminals is accomplished. - In further alternative embodiments, in addition to the
conductive elements 170 inFIG. 15 and/or theconductive elements 180 inFIG. 16 toFIG. 17 , an additional semiconductor element(s) (not shown) may be disposed on theredistribution circuit structure 150 through theseed layer patterns 160 and/or the UBM patterns u1 for electrically connecting to at least one of the semiconductor dies 130. In some embodiments, the additional semiconductor element(s) may include a passive component or an active component. The number of the additional semiconductor element(s) is not limited in the disclosure and may be designated based on the demand and design layout. - In some embodiments, through the
conductive elements -
FIG. 18 is a schematic cross-sectional view of a package structure in accordance with some exemplary embodiments of the disclosure. The elements similar to or substantially the same as the elements described previously will use the same reference numbers, and certain details or descriptions (e.g. the materials, formation processes, positioning configurations, etc.) of the same elements would not be repeated herein. Referring toFIG. 18 , in some embodiments, asubstrate 500 is provided, where the package structure P2 depicted inFIG. 16 is bonded on thesubstrate 500 to form the package structure having a stacked structure. - In some embodiments, the
substrate 500 includescontact pads 510,contact pads 520, metallization layers 530, and vias (not shown). In some embodiments, thecontact pads 510 and thecontact pads 520 are respectively distributed on two opposite sides of thesubstrate 500 and are exposed for electrically connecting with later-formed elements/features. In some embodiments, the metallization layers 530 and the vias are embedded in thesubstrate 500 and together provide routing function for thesubstrate 500, where the metallization layers 530 and the vias are electrically connected to thecontact pads 510 and thecontact pads 520. That is, at least some of thecontact pads 510 are electrically connected to some of thecontact pads 520 through the metallization layers 530 and the vias. In some embodiments, thecontact pads 510 and thecontact pads 520 may include metal pads or metal alloy pads. In some embodiments, the materials of the metallization layers 530 and the vias may be substantially the same or similar to the material of themetallization layer 154, and thus are not repeated herein for simplicity. - In some embodiments, as shown in
FIG. 18 , the package structure P2 depicted inFIG. 16 is mounted onto thesubstrate 500 through physically connecting theconductive element 180 and thecontact pads 510 to form the package structure having a stacked structure, where the package structure P2 is physically and electrically connected to thesubstrate 500. The detail of the package structure P2 is described inFIG. 16 , and thus are not repeated herein. In some embodiments, thesubstrate 500 is referred to as a circuit substrate, such as an organic flexible substrate or a printed circuit board. In such embodiments, theconductive elements 180 are, for example, chip connectors or BGA balls. In some embodiments, an underfill (not shown) may be applied to fill the gap between the package structure P2 and thesubstrate 500, which enhances the bonding strength between the package structure P2 and thesubstrate 500; thereby improving the reliability of the package structure depictedFIG. 18 . - In some embodiments, a plurality of
conductive terminals 600 are respectively formed on thesubstrate 500. As shown inFIG. 18 , for example, theconductive terminals 600 are connected to thecontact pads 520 of thesubstrate 500. In other words, theconductive terminals 600 are electrically connected to thesubstrate 500 through thecontact pads 520. Through thecontact pads 510 and thecontact pads 520, some of theconductive terminals 600 are electrically connected to the package structure P2 (e.g. the semiconductor dies 130 included therein). In some embodiments, theconductive terminals 600 are, for example, solder balls or BGA balls. In some embodiments, the package structure P2 is bonded to thesubstrate 500 through physically connecting theconductive terminals 180 and thecontact pads 510 of thesubstrate 500 by flip chip bonding. However, the disclosure is not limited thereto; in an alternative embodiment, theconductive terminals 600 may be omitted. -
FIG. 19 is a schematic cross-sectional view of a package structure in accordance with some exemplary embodiments of the disclosure. The elements similar to or substantially the same as the elements described previously will use the same reference numbers, and certain details or descriptions (e.g. the materials, formation processes, positioning configurations, etc.) of the same elements would not be repeated herein. Referring toFIG. 19 , in some embodiments, a circuit element 200 is provided, where the package structure P2 depicted inFIG. 16 is bonded on the circuit element 200 mounted to thesubstrate 500 to form the package structure having a stacked structure. The detail of the package structure P2 is described inFIG. 16 , and the detail of thesubstrate 500 is described inFIG. 18 , and thus are not repeated herein. In some embodiments, the circuit element 200 includes acore portion 210, a plurality ofvias 220, aredistribution circuit structure 230, aredistribution circuit structure 240, a plurality ofbonding pads 252 a, a plurality ofbonding pads 254 b, asolder mask layer 254 a, and a solder mask layer 245 b. - In some embodiments, the
core portion 210 may include a bulk silicon substrate, such as a bulk substrate of monocrystalline silicon, a doped silicon substrate, an undoped silicon substrate, or a SOI substrate, where the dopant of the doped silicon substrate may be an N-type dopant, a P-type dopant or a combination thereof. In some embodiments, thevias 220 is through silicon vias penetrating thecore portions 210. The circuit element 200 is referred to as an interposer (seeFIG. 19 ), in the disclosure. - In some embodiments, the
redistribution circuit structure 230 and theredistribution circuit structure 240 respectively disposed on two opposite sides of thecore portion 210, as shown inFIG. 19 . In some embodiments, theredistribution circuit structure 230 and/or theredistribution circuit structure 240 are electrically connected to thevias 220 penetrating thecore portion 210. As shown inFIG. 19 , thecore portion 210 embedded with thevias 220 is located between theredistribution circuit structure 230 and theredistribution circuit structure 240, in some embodiments. Through thevias 220, theredistribution circuit structure 230 and theredistribution circuit structure 240 are electrically connected to each other. - In some embodiments, the
redistribution circuit structure 230 includes sequentially forming one or moredielectric layers 232 and one ormore metallization layers 234 in alternation, where onemetallization layer 234 is sandwiched between twodielectric layers 232. As shown inFIG. 19 , portions of a top surface of a topmost layer of the metallization layers 234 are respectively exposed by openings formed in a topmost layer of thedielectric layers 232 for connecting with other conductive features, and portions of a bottom surface of a bottommost layer of the metallization layers 234 are respectively exposed by openings formed in a bottommost layer of thedielectric layers 232 for connecting with thevias 220. The numbers of the metallization layers and the dielectric layers included in theredistribution circuit structure 230 are not limited thereto, and may be designated and selected based on the demand. - In some embodiments, the
redistribution circuit structure 240 includes sequentially forming one or more dielectric layers 242 and one ormore metallization layers 244 in alternation, where onemetallization layer 244 is sandwiched between two dielectric layers 242. As shown inFIG. 19 , portions of a top surface of a topmost layer of the metallization layers 244 are respectively exposed by openings formed in a topmost layer of the dielectric layers 242 for connecting with thevias 220, and portions of a bottom surface of a bottommost layer of the metallization layers 244 are respectively exposed by openings formed in a bottommost layer of the dielectric layers 242 for connecting with other conductive features. The numbers of the metallization layers and the dielectric layers included in theredistribution circuit structure 240 are not limited thereto, and may be designated and selected based on the demand. - In certain embodiments, the materials of the
dielectric layers 232 and the dielectric layers 242 may be PI, PBO, BCB, a nitride such as silicon nitride, an oxide such as silicon oxide, PSG, BSG, BPSG, a combination thereof or the like, which may be patterned using a photolithography and/or etching process. In some embodiments, thedielectric layers 232 and the dielectric layers 242 formed by suitable fabrication techniques such as spin-on coating, CVD, PECVD, or the like. The disclosure is not limited thereto. In one embodiment, the materials of thedielectric layers 232 and the dielectric layers 242 may be the same. In an alternative embodiment, the materials of thedielectric layers 232 and the dielectric layers 242 may be different. - In certain embodiments, the material of the metallization layers 234 and the metallization layers 244 may be made of conductive materials formed by electroplating or deposition, such as aluminum, titanium, copper, nickel, tungsten, and/or alloys thereof, which may be patterned using a photolithography and etching process. In some embodiments, the metallization layers 234 and the metallization layers 244 may be patterned copper layers or other suitable patterned metal layers. In one embodiment, the materials of the metallization layers 234 and the metallization layers 244 may be the same. In an alternative embodiment, the materials of the metallization layers 234 and the metallization layers 244 may be different.
- In some embodiments, the
bonding pads 254 a are disposed on a surface of theredistribution circuit structure 230 and physically connected to the portions of the top surface of the topmost layer of the metallization layers 234 exposed by the openings formed in the topmost layer of thedielectric layers 232, where thebonding pads 254 a are physically separated from each other through thesolder mask layer 252 a formed on the surface of theredistribution circuit structure 230 with thebonding pads 254 a disposed thereon. Through theredistribution circuit structure 230, thebonding pads 254 a are electrically connected to thevias 220 embedded in thecore portion 210. - In some embodiments, the
bonding pads 254 b are disposed on a surface of theredistribution circuit structure 240 and physically connected to the portions of the bottom surface of the bottommost layer of the metallization layers 244 exposed by the openings formed in the bottommost layer of the dielectric layers 242, where thebonding pads 254 b are physically separated from each other through thesolder mask layer 252 b formed on the surface of theredistribution circuit structure 240 with thebonding pads 254 b disposed thereon. Through theredistribution circuit structure 240, thebonding pads 254 b are electrically connected to thevias 220 embedded in thecore portion 210. - As shown in
FIG. 19 , for example, thebonding pads 254 a are electrically connected to theredistribution circuit structure 230 and thebonding pads 254 b are electrically connected to theredistribution circuit structure 240. In some embodiments, thebonding pads 254 a and thebonding pads 254 b may include under bump metallurgy (UBM) patterns, however the disclosure is not limited thereto. As shown inFIG. 19 , thebonding pads 254 a and thebonding pads 254 b are electrically connected to each other though thevias 220, theredistribution circuit structure 230, andredistribution circuit structure 240, for example. - In an alternative embodiment, the
redistribution circuit structure 230 and theredistribution circuit structure 240, one or both, may be omitted from the circuit element 200, the disclosure is not limited thereto. That is, for example, the circuit element 200 may include acore portion 210, a plurality ofvias 220, a plurality ofbonding pads 252 a, a plurality ofbonding pads 254 b, asolder mask layer 254 a, and a solder mask layer 245 b, where thebonding pads 254 a and thebonding pads 254 b are electrically connected to each other though thevias 220. - In some embodiments, a plurality of
conductive terminals 400 are respectively formed on thebonding pads 254 b. As shown inFIG. 19 , for example, theconductive terminals 400 are physically connected to thebonding pads 254 b. In other words, theconductive terminals 400 are electrically connected to the circuit element 200 through thebonding pads 254 b. Through thebonding pads 254 b, some of theconductive terminals 400 are electrically connected to some of thebonding pads 254 a. In some embodiments, theconductive terminals 400 are, for example, chip connectors or BGA balls. - Continued on
FIG. 19 , in some embodiments, the package structure P2 is physically connected to the circuit element 200 through connecting theconductive elements 180 and thebonding pads 254 a of the circuit element 200, and the circuit element 200 is physically connected to thesubstrate 500 through connecting theconductive terminals 400 and thecontact pads 510 of thesubstrate 500. In other words, the package structure P2 is electrically connected to the circuit element 200 through theconductive elements 180 and thebonding pads 254 a, the circuit element 200 is electrically connected to thesubstrate 500 through theconductive terminals 400 and thecontact pads 510, so that the package structure P2 is electrically connected to thesubstrate 500 through theconductive elements 180, thebonding pads 254 a, theconductive terminals 400 and thecontact pads 510. In such embodiments, theconductive elements 180 are, for example, micro-bumps while theconductive terminals 400 are chip connectors and theconductive terminals 600 are solder balls or BGA balls. In certain embodiments, the package structure depicted inFIG. 19 may be formed by chip on wafer on substrate (CoWoS) packaging processes. - In some embodiments, an underfill UF1 is optimally formed on the circuit element 200. As shown in
FIG. 19 , for example, the underfill UF1 at least fills the gaps between the package structure P2 and the circuit element 200, and wraps sidewalls of theconductive elements 180. In some alternative embodiments, a sidewall of the package structure P2 may further covered by the underfill UF1, the disclosure is not limited thereto. The underfill UF1 may be any acceptable material, such as a polymer, epoxy, molding underfill, or the like, for example. In one embodiment, the underfill UF1 may be formed by underfill dispensing or any other suitable method. Owing to the underfill UF1, the bonding strength between the package structure P2 and the circuit element 200 are enhanced, thereby improving the reliability of the package structure depictedFIG. 19 . -
FIG. 20 is a schematic cross-sectional view of a package structure in accordance with some exemplary embodiments of the disclosure. The elements similar to or substantially the same as the elements described previously will use the same reference numbers, and certain details or descriptions (e.g. the materials, formation processes, positioning configurations, etc.) of the same elements would not be repeated herein. Referring toFIG. 20 , in some embodiments, apackage 800 is provided and bonded to the package structure P2 depicted inFIG. 16 to form the package structure having a stacked structure. The detail of the package structure P2 is described inFIG. 16 , and thus is not repeated herein. In some embodiments, thepackage 800 has a substrate 810, semiconductor dies 820 a and 820 b,bonding wires conductive pads 840,conductive pads 850, an insulatingencapsulation 860, and the joining solder balls (not shown). - As shown in
FIG. 20 , for example, the semiconductor die 820 a with a connecting film DA4 disposed thereon and the semiconductor die 820 b with a connecting film DA5 are provided and are disposed on the substrate 810. In some embodiments, the connecting film DA4 is located between the semiconductor die 820 a and the substrate 810, and the connecting film DA5 is located between the semiconductor die 820 a and the semiconductor die 820 b. In some embodiments, due to the connecting films DA4 and DA5 respectively provided between the semiconductor die 820 a and the substrate 810 and between the semiconductor dies 820 a and 820 b, the semiconductor dies 820 a, 820 b are stably adhered to the substrate 810. In some embodiments, the connecting films DA4, DA5 may be, for example, a die attach film, a layer made of adhesives or epoxy resin, or the like. - For example, the semiconductor dies 820 a and 820 b are mounted on one surface (e.g. a surface S1) of the substrate 810. In some embodiments, the semiconductor dies 820 a and 820 b may be logic chips (e.g., central processing units, microcontrollers, etc.), memory chips (e.g., dynamic random access memory (DRAM) chips, static random access memory (SRAM) chips, etc.), power management chips (e.g., power management integrated circuit (PMIC) chips), radio frequency (RF) chips, sensor chips, signal processing chips (e.g., digital signal processing (DSP) chips), front-end chips (e.g., analog front-end (AFE) chips, the like, or a combination thereof). The semiconductor dies 820 a and 820 b are DRAM chips, as shown in
FIG. 20 , for example. In one embodiment, the semiconductor dies 820 a and 820 b may be the same. However, the disclosure is not limited thereto; in an alternative embodiment, the semiconductor dies 820 a and 820 b may be different from each other. - In some embodiments, the
bonding wires bonding wires - In some embodiments, the insulating
encapsulation 860 is formed on the surface S1 of the substrate 810 to encapsulate the semiconductor dies 820 a, 820 b, thebonding wires conductive pads 840 to protect these components. In some embodiments, the materials of the insulatingencapsulation 860 is the same as the insulatingencapsulation 140/140′, and thus is not repeated herein. In one embodiment, the materials of the insulatingencapsulation 860 is different from the insulatingencapsulation 140/140′, the disclosure is not limited thereto. - In some embodiments, interconnects (not shown) or through insulator vias (not shown) embedded in the substrate 810 may be used to provide electrical connection between the
conductive pads 840 and the conductive pads 850 (such as bonding pads) that are located on another surface (e.g. a surface S2 opposite to the surface S1) of the substrate 810. In certain embodiments, some of theconductive pads 850 are electrically connected to the semiconductor dies 820 a and 820 b through these insulator vias or interconnects (not shown) in addition to some of theconductive pads 840 and thebonding wires - In some embodiments, the
conductive pads 850 of thepackage 800 are physically connected to theconductive elements 180 of the package structure P2, and thepackage 800 is electrically coupled to the package structure P2. In some embodiments, theredistribution circuit structure 150 is electrically connected to the substrate 810 of thepackage 800 through theconductive elements 180 and theconductive pads 850. In some embodiments, the semiconductor dies 820 a, 820 b are electrically communicated to the semiconductor dies 130 of the package structure P2. - In addition, as shown in
FIG. 20 , an underfill UF2 fills the gaps between theconductive elements 180 and the substrate 810, for example. In one embodiment, the formation and material of the underfill UF2 may be the same or similar to the formation of the material of the underfill UF1 described inFIG. 19 , the disclosure is not limited thereto. Owing to the underfill UF2, a bonding strength between the package structure P2 and thepackage 800 are enhanced, thereby improving the reliability of the package structure depictedFIG. 20 . - Additionally, the package structure P2 may be replaced with the package structure P1 depicted in
FIG. 15 or the package structure P3 depicted inFIG. 17 , the disclose is not limited thereto. - In accordance with some embodiments, a package structure includes a semiconductor die and a redistribution circuit structure. The redistribution circuit structure is disposed on and electrically connected to the semiconductor die and includes a metallization layer and a dielectric layer disposed on the metallization layer. The metallization layer has conductive patterns, where each of the conductive patterns includes crystal grains, the crystal grains each are in a column shape and include a plurality of first banded structures having copper atoms oriented on a (220) lattice plane.
- In accordance with some embodiments, a circuitry structure includes a copper conductive layer and a dielectric layer. The copper conductive layer includes via patterns and routing patterns, where each of the via patterns and the routing patterns includes a plurality of copper crystal grains The plurality of copper crystal grains each include first banded structures having copper atoms oriented on a (220) lattice plane and second banded structures having copper atoms oriented on a (111) lattice plane, where a ratio of a number of the first banded structures to a number of the second banded structures is approximately less than or substantially equal to 0.4 and is approximately less than 1.0. The dielectric layer is disposed on the copper conductive layer and is at least partially overlapped with the via patterns and the routing patterns.
- In accordance with some embodiments, a manufacturing method of package structure includes the following steps, providing at least one semiconductor die; encapsulating the at least one semiconductor die in an insulating encapsulation; forming a redistribution circuit structure on the semiconductor die, wherein the redistribution circuit structure is electrically connected to the semiconductor die, and forming the redistribution circuit structure comprises: forming a metallization layer having conductive patterns composed of columnar structures of copper crystal grains comprising first banded structures having copper atoms oriented on a (220) lattice plane; and depositing a dielectric layer at least partially covering the metallization layer; and disposing first conductive terminals on the redistribution circuit structure.
- The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the disclosure. Those skilled in the art should appreciate that they may readily use the disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the disclosure.
Claims (20)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/572,609 US10957645B1 (en) | 2019-09-17 | 2019-09-17 | Package structure having conductive patterns with crystal grains copper columnar shape and method manufacturing the same |
TW108144859A TW202114128A (en) | 2019-09-17 | 2019-12-09 | Package structure and method of manufacturing the same |
CN201911338000.1A CN112530882A (en) | 2019-09-17 | 2019-12-23 | Package structure and method for manufacturing the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/572,609 US10957645B1 (en) | 2019-09-17 | 2019-09-17 | Package structure having conductive patterns with crystal grains copper columnar shape and method manufacturing the same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20210082830A1 true US20210082830A1 (en) | 2021-03-18 |
US10957645B1 US10957645B1 (en) | 2021-03-23 |
Family
ID=74869821
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/572,609 Active US10957645B1 (en) | 2019-09-17 | 2019-09-17 | Package structure having conductive patterns with crystal grains copper columnar shape and method manufacturing the same |
Country Status (3)
Country | Link |
---|---|
US (1) | US10957645B1 (en) |
CN (1) | CN112530882A (en) |
TW (1) | TW202114128A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20210407903A1 (en) * | 2020-06-26 | 2021-12-30 | Intel Corporation | High-throughput additively manufactured power delivery vias and traces |
US11404337B2 (en) * | 2019-12-27 | 2022-08-02 | Apple Inc. | Scalable extreme large size substrate integration |
US20230085890A1 (en) * | 2021-09-23 | 2023-03-23 | Apple Inc. | Selectable Monolithic or External Scalable Die-to-Die Interconnection System Methodology |
TWI837935B (en) * | 2022-11-09 | 2024-04-01 | 華邦電子股份有限公司 | Die package structure and method for forming the same |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7531442B2 (en) * | 2005-11-30 | 2009-05-12 | Lsi Corporation | Eliminate IMC cracking in post wirebonded dies: macro level stress reduction by modifying dielectric/metal film stack in be layers during Cu/Low-K processing |
US20130206225A1 (en) * | 2012-02-10 | 2013-08-15 | Lockheed Martin Corporation | Photovoltaic cells having electrical contacts formed from metal nanoparticles and methods for production thereof |
US20170256498A1 (en) * | 2015-06-30 | 2017-09-07 | International Business Machines Corporation | Self-forming barrier for subtractive copper |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9048233B2 (en) | 2010-05-26 | 2015-06-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package systems having interposers |
US9064879B2 (en) | 2010-10-14 | 2015-06-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging methods and structures using a die attach film |
US8797057B2 (en) | 2011-02-11 | 2014-08-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Testing of semiconductor chips with microbumps |
US9000584B2 (en) | 2011-12-28 | 2015-04-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor device with a molding compound and a method of forming the same |
US9111949B2 (en) | 2012-04-09 | 2015-08-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus of wafer level package for heterogeneous integration technology |
US9263511B2 (en) | 2013-02-11 | 2016-02-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package with metal-insulator-metal capacitor and method of manufacturing the same |
US9048222B2 (en) | 2013-03-06 | 2015-06-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating interconnect structure for package-on-package devices |
US9368460B2 (en) | 2013-03-15 | 2016-06-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out interconnect structure and method for forming same |
US9281254B2 (en) | 2014-02-13 | 2016-03-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods of forming integrated circuit package |
US9496189B2 (en) | 2014-06-13 | 2016-11-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stacked semiconductor devices and methods of forming same |
-
2019
- 2019-09-17 US US16/572,609 patent/US10957645B1/en active Active
- 2019-12-09 TW TW108144859A patent/TW202114128A/en unknown
- 2019-12-23 CN CN201911338000.1A patent/CN112530882A/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7531442B2 (en) * | 2005-11-30 | 2009-05-12 | Lsi Corporation | Eliminate IMC cracking in post wirebonded dies: macro level stress reduction by modifying dielectric/metal film stack in be layers during Cu/Low-K processing |
US20130206225A1 (en) * | 2012-02-10 | 2013-08-15 | Lockheed Martin Corporation | Photovoltaic cells having electrical contacts formed from metal nanoparticles and methods for production thereof |
US20170256498A1 (en) * | 2015-06-30 | 2017-09-07 | International Business Machines Corporation | Self-forming barrier for subtractive copper |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11404337B2 (en) * | 2019-12-27 | 2022-08-02 | Apple Inc. | Scalable extreme large size substrate integration |
US20210407903A1 (en) * | 2020-06-26 | 2021-12-30 | Intel Corporation | High-throughput additively manufactured power delivery vias and traces |
US20230085890A1 (en) * | 2021-09-23 | 2023-03-23 | Apple Inc. | Selectable Monolithic or External Scalable Die-to-Die Interconnection System Methodology |
WO2023049597A1 (en) * | 2021-09-23 | 2023-03-30 | Apple Inc. | Selectable monolithic or external scalable die-to-die interconnection system methodology |
US11862557B2 (en) * | 2021-09-23 | 2024-01-02 | Apple Inc. | Selectable monolithic or external scalable die-to-die interconnection system methodology |
US20240047353A1 (en) * | 2021-09-23 | 2024-02-08 | Apple Inc. | Selectable Monolithic or External Scalable Die-to-Die Interconnection System Methodology |
US12087689B2 (en) * | 2021-09-23 | 2024-09-10 | Apple Inc. | Selectable monolithic or external scalable die-to-die interconnection system methodology |
TWI837935B (en) * | 2022-11-09 | 2024-04-01 | 華邦電子股份有限公司 | Die package structure and method for forming the same |
Also Published As
Publication number | Publication date |
---|---|
TW202114128A (en) | 2021-04-01 |
CN112530882A (en) | 2021-03-19 |
US10957645B1 (en) | 2021-03-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11164839B2 (en) | Package structure and method of manufacturing the same | |
US11456251B2 (en) | Semiconductor structure, package structure, and manufacturing method thereof | |
US20230352446A1 (en) | Semiconductor package and method manufacturing the same | |
US10957645B1 (en) | Package structure having conductive patterns with crystal grains copper columnar shape and method manufacturing the same | |
US11239135B2 (en) | Package structure and method of manufacturing the same | |
US11043482B2 (en) | Semiconductor component, package structure and manufacturing method thereof | |
US11495573B2 (en) | Package structure and manufacturing method thereof | |
US11450615B2 (en) | Package structure and method of fabricating the same | |
US11862560B2 (en) | Package structure and method of manufacturing the same | |
US11410932B2 (en) | Semiconductor device and method of manufacturing the same | |
US10923421B2 (en) | Package structure and method of manufacturing the same | |
US11869819B2 (en) | Integrated circuit component and package structure having the same | |
US20230260911A1 (en) | Electronic device and manufacturing method thereof | |
US11557568B2 (en) | Package and manufacturing method thereof | |
US10756038B1 (en) | Semiconductor package and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, YU-MING;LEE, CHIANG-HAO;KUO, HUNG-JUI;AND OTHERS;SIGNING DATES FROM 20190916 TO 20190917;REEL/FRAME:050740/0357 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |