US20210050847A1 - Detector circuit and operation method - Google Patents
Detector circuit and operation method Download PDFInfo
- Publication number
- US20210050847A1 US20210050847A1 US16/785,782 US202016785782A US2021050847A1 US 20210050847 A1 US20210050847 A1 US 20210050847A1 US 202016785782 A US202016785782 A US 202016785782A US 2021050847 A1 US2021050847 A1 US 2021050847A1
- Authority
- US
- United States
- Prior art keywords
- calculation
- pseudo
- circuit
- noise sequence
- detector circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 20
- 238000010586 diagram Methods 0.000 description 10
- 230000003247 decreasing effect Effects 0.000 description 7
- 238000005516 engineering process Methods 0.000 description 6
- 230000007423 decrease Effects 0.000 description 3
- 238000007667 floating Methods 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000004891 communication Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
- H04L7/042—Detectors therefor, e.g. correlators, state machines
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
- H03K5/15013—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs
- H03K5/1506—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs with parallel driven output stages; with synchronously driven series connected output stages
- H03K5/15073—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs with parallel driven output stages; with synchronously driven series connected output stages using a plurality of comparators
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
- H04L7/043—Pseudo-noise [PN] codes variable during transmission
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/0015—Layout of the delay element
- H03K2005/00156—Layout of the delay element using opamps, comparators, voltage multipliers or other analog building blocks
Definitions
- the present disclosure relates to a circuit technology. More particularly, the present disclosure relates to a detector circuit and operation method.
- a synchronization procedure is executed before a transmitter device transmits signals to a receiver device.
- PN Sequence Pseudo-Noise Sequence
- the detector circuit includes a calculator circuit and a comparator circuit.
- the calculator circuit is configured to generate a plurality of first calculation values according to a plurality of first calculation symbols of a Pseudo-Noise Sequence and a plurality of second calculation symbols of a received signal, and generate a second calculation value according to the first calculation values. If a sign of a symbol of the Pseudo-Noise Sequence is the same to a sign of an adjacent symbol, the symbol is one of the first calculation symbols. The second calculation symbols are corresponding to the first calculation symbols respectively.
- the comparator circuit is configured to generate a comparison result according to the second calculation value and a threshold value. The comparison result is configured for determining whether the detector circuit correctly receives the Pseudo-Noise Sequence.
- the detector circuit includes a sign detector circuit, a calculator circuit and a comparator circuit.
- the sign detector circuit is configured to generate a received signal according to a received Pseudo-Noise Sequence corresponding to a Pseudo-Noise Sequence.
- the calculator circuit is configured to generate a plurality of first calculation values according to a plurality of first calculation symbols of the Pseudo-Noise Sequence and a plurality of second calculation symbols of the received signal, and generate a second calculation value according to the first calculation values.
- the second calculation symbols are corresponding to the first calculation symbols respectively.
- the comparator circuit is configured to generate a comparison result according to the second calculation value and a threshold value. The comparison result is configured for determining whether the detector circuit correctly receives the Pseudo-Noise Sequence.
- One embodiment of the present disclosure is related to an operation method of a detector circuit.
- the operation method includes: generating, by a sign detector circuit, a received signal according to a received Pseudo-Noise Sequence corresponding to a Pseudo-Noise Sequence; generating, by a calculator circuit, a plurality of first calculation values according to a plurality of first calculation symbols of the Pseudo-Noise Sequence and a plurality of second calculation symbols of the received signal, and generating a second calculation value according to the first calculation values, in which if a sign of a symbol of the Pseudo-Noise Sequence is the same to a sign of an adjacent symbol, the symbol is one of the first calculation symbols, in which the second calculation symbols are corresponding to the first calculation symbols respectively; and generating, by a comparator circuit, a comparison result according to the second calculation value and a threshold value, in which the comparison result is configured for determining whether the detector circuit correctly receives the Ps
- the detector circuit of the present disclosure can decrease circuit complexity and calculation complexity.
- FIG. 1 is a circuit diagram illustrating a detector circuit according to some embodiments of the present disclosure.
- FIG. 2 is a schematic diagram illustrating a Pseudo-Noise Sequence, a received Pseudo-Noise Sequence, and a received signal according to some embodiments of the present disclosure.
- FIG. 3 is a circuit diagram illustrating a detector circuit according to some embodiments of the present disclosure.
- FIG. 4 is a circuit diagram illustrating a detector circuit according to some embodiments of the present disclosure.
- FIG. 5 is a flow diagram illustrating an operation method of a detector circuit according to some embodiments of the present disclosure.
- connection or “coupled” may be referred to “electrically connected” or “electrically coupled.” “Connected” or “coupled” may also be referred to operations or actions between two or more elements.
- FIG. 1 is a circuit diagram illustrating a detector circuit 100 according to some embodiments of the present disclosure.
- the detector circuit 100 is disposed in a receiver device.
- the receiver device receives a Pseudo-Noise Sequence (PN Sequence) from a transmitter device.
- the Pseudo-Noise Sequence is a sequence composed of “+1” and “ ⁇ 1”.
- the detector circuit 100 of the receiver device determines whether the receiver device correctly receives the Pseudo-Noise Sequence according to a received signal corresponding to the Pseudo-Noise Sequence, to determine whether a synchronization procedure between the receiver device and the transmitter device is completed.
- the transmitter device can transmit signals to the receiver device, and the receiver device can also transmit signals to the transmitter device.
- the detector circuit 100 includes a sign detector circuit 120 , a storage circuit 140 , a calculator circuit 160 , and a comparator circuit 180 .
- the storage circuit 140 is coupled to the sign detector circuit 120 .
- the calculator circuit 160 is coupled to the storage circuit 140 .
- the comparator circuit 180 is coupled to the calculator circuit 160 .
- the detector circuit 100 is configured to receive a Pseudo-Noise Sequence (for example, a Pseudo-Noise Sequence PN[i] in FIG. 2 ) from a transmitter device.
- a Pseudo-Noise Sequence for example, a Pseudo-Noise Sequence PN[i] in FIG. 2
- FIG. 2 is a schematic diagram illustrating the Pseudo-Noise Sequence PN[i], a received Pseudo-Noise Sequence PNR[i], and a received signal r[i] according to some embodiments of the present disclosure.
- the Pseudo-Noise Sequence PN[i] from the transmitter device includes eight symbols.
- a symbol PN[ 0 ] is “+1”, a symbol PN[ 1 ] is “+1”, a symbol PN[ 2 ] is “+1”, a symbol PN[ 3 ] is “+1”, a symbol PN[ 4 ] is “ ⁇ 1”, a symbol PN[ 5 ] is “+1”, a symbol PN[ 6 ] is “+1”, and a symbol PN[ 7 ] is “ ⁇ 1”.
- the Pseudo-Noise Sequence PN[i] may include more symbols (for example, 255 symbols).
- the Pseudo-Noise Sequence PN[i] from the transmitter is transmitted through a transmission channel to generate the received Pseudo-Noise Sequence PNR[i].
- the received Pseudo-Noise Sequence PNR[i] is received by the sign detector circuit 120 of the detector circuit 100 .
- the received Pseudo-Noise Sequence PNR[i] is converted by the sign detector circuit 120 to generate the received signal r[i].
- the sign detector circuit 120 may be implemented by a sign function circuit.
- an (n)th symbol of the received Pseudo-Noise Sequence PNR[i] is set to be “+1” by the sign detector circuit 120 .
- the (n)th symbol of the received Pseudo-Noise Sequence PNR[i] is less than “0”
- the (n)th symbol of the received signal r[i] is set to be “ ⁇ 1” by the sign detector circuit 120 .
- the implementations of the sign detector circuit 120 above are given for illustrative purposes only. Various implementations of the sign detector circuit 120 are within the contemplated scope of the present disclosure.
- the received signal r[i] converted by the sign detector circuit 120 also includes eight symbols. Based on the operations above, under a condition that the symbols of the received Pseudo-Noise Sequence PNR[i] are the same to the symbols of the Pseudo-Noise Sequence PN[i] (an ideal condition without being affected by inter-symbol interference (ISI) and a quality of the transition channel), a symbol r[ 0 ] is “+1”, a symbol r[ 1 ] is “+1”, a symbol r[ 2 ] is “+1”, a symbol r[ 3 ] is “+1”, a symbol r[ 4 ] is “ ⁇ 1”, a symbol r[ 5 ] is “+1”, a symbol r[ 6 ] is “+1”, a symbol r[ 7 ] is “ ⁇ 1”.
- ISI inter-symbol interference
- the symbol is one of the first calculation symbols.
- the adjacent symbol may be a following symbol. For example, since the symbol PN[ 0 ] and the symbol PN[ 1 ] are “+1”, the symbol PN[ 0 ] is selected to be one of the first calculation symbols. Similarly, since the symbol PN[ 1 ] and the symbol PN[ 2 ] are “+1”, the symbol PN[ 1 ] is selected to be one of the first calculation symbols, and so on.
- the symbols PN[ 0 ], PN[ 1 ], PN[ 2 ], PN[ 5 ] are selected to be the first calculation symbols (shown by thick lines in FIG. 2 ).
- the adjacent symbol may be a previous symbol.
- symbols, corresponding to the first calculation symbols, of the received signal r[i] are selected to be second calculation symbols.
- the second calculation symbols include the symbol r[ 0 ], the symbol [ 1 ], the symbol [ 2 ], and the symbol r[ 5 ] (shown by thick lines in FIG. 2 ).
- the storage circuit 140 are designed to include three delay circuits D[ 0 ]-D[ 2 ], four registers 142 [ 0 ]- 142 [ 3 ], and four registers 144 [ 0 ]- 144 [ 3 ].
- the delay circuits D[ 0 ]-D[ 2 ] have different delay times respectively.
- the delay time of the delay circuit D[ 0 ] is the same to the delay time of the delay circuit D[ 1 ], but is different from the delay time of the delay circuit D[ 2 ].
- the registers 142 [ 0 ]- 142 [ 3 ] are configured to store the first calculation symbols PN[ 0 ], PN[ 1 ], PN[ 2 ], and PN[ 5 ] respectively.
- the registers 144 [ 0 ]- 144 [ 3 ] are configured to store the second calculation symbols r[ 0 ], r[ 1 ], r[ 2 ], and r[ 5 ] respectively.
- the calculator circuit 160 includes a multiplication circuit 162 and an addition circuit 164 .
- the multiplication circuit 162 includes four multipliers.
- the addition circuit 164 includes three adders.
- the first multiplier multiplies the first calculation symbol PN[ 0 ] (value is “+1”) and the second calculation symbol r[ 0 ] (value is “+1”), to generate a calculation value (value is “+1”).
- the second multiplier multiplies the first calculation symbol PN[ 1 ] (value is “+1”) and the second calculation symbol r[ 1 ] (value is “+1”), to generate a calculation value (value is “+1”).
- the first adder sums up the calculation value from the first multiplier and the calculation value from the second multiplier, and so on.
- a calculation value Y (value is “4”) is generated. Based on the operations above, when one of the symbols of the Pseudo-Noise Sequence PN[i] is correctly received, the calculation value Y increases. On the contrary, when one of the symbols of the Pseudo-Noise Sequence PN[i] is not correctly received, the calculation value Y decreases. For example, under a condition that the first calculation symbol is “+1”, when the Pseudo-Noise Sequence PN[i] is not correctly received, the second calculation value may be “ ⁇ 1”. Accordingly, a calculation value generated by a corresponding multiplier is “ ⁇ 1”. This calculation value (“ ⁇ 1”) makes the calculation value Y to be decreased. Accordingly, the calculation value Y can indicate accuracy of the received Pseudo-Noise Sequence PNR[i].
- the sign detector circuit 120 may be implemented by a slicer. Under this condition, the multipliers in the multiplication circuit 162 are replaced by a plurality of XNOR gates respectively.
- an (n)th symbol of the received Pseudo-Noise Sequence PNR[i] is equal to or greater than “0”
- an (n)th symbol of the received signal r[i] is set to be “+1” by the sign detector circuit 120 .
- the (n)th symbol of the received Pseudo-Noise Sequence PNR[i] is less than “0”
- the (n)th symbol of the received signal r[i] is set to be “0” by the sign detector circuit 120 .
- the (n)th symbol of the Pseudo-Noise Sequence PN[i] is transmitted to one input terminal of one of the XNOR gates, and the (n)th symbol of the received signal r[i] is transmitted to another input terminal of the one of the XNOR gates.
- the (n)th symbol of the Pseudo-Noise Sequence PN[i] is “+1”, “+1” is transmitted to the one input terminal of the one of the XNOR gates.
- the (n)th symbol of the Pseudo-Noise Sequence PN[i] is “ ⁇ 1”, “0” is transmitted to the one input terminal of the one of the XNOR gates.
- the calculation value Y is increased.
- the calculation value Y is maintained. Accordingly, the calculation value Y can indicate accuracy of the received Pseudo-Noise Sequence PNR[i].
- the comparator circuit 180 compares the calculation value Y with a threshold value TS, to generate a comparison result CR.
- the comparator circuit 180 may be implemented by a comparator.
- a processor circuit (not shown) of the receiver device can determine whether the detector circuit 100 of the receiver device correctly receives the Pseudo-Noise Sequence PN[i] according to the comparison result CR. For example, when the comparison result CR indicates that the calculation value Y is equal to or less than the threshold value TS, the processor circuit determines that the detector circuit 100 does not correctly receive the Pseudo-Noise Sequence PN[i].
- the processor circuit determines that the detector circuit 100 correctly receives the Pseudo-Noise Sequence PN[i]. Under this condition, the synchronization procedure between the receiver device and the transmitter device is completed. Then, the transmitter device can transmit signals to the receiver device, and the receiver device also can transmit signals to transmitter device.
- both of the transmitter device and the receiver device have the detector circuit 100 .
- the transmitter device transmits the Pseudo-Noise Sequence PN[i] to the detector circuit 100 of the receiver device, and the detector circuit 100 of the receiver device could determine whether the receiver device correctly receive the Pseudo-Noise Sequence PN[i].
- the receiver device may transmit the Pseudo-Noise Sequence PN[i] to the detector circuit 100 of the transmitter device, the detector circuit 100 of the transmitter device could determine whether the receiver device correctly receive the Pseudo-Noise Sequence PN[i].
- the synchronization procedure between the receiver device and the transmitter device is completed.
- the mechanism of selecting the first calculation symbols can be applied to more adjacent symbols.
- the (i)th symbol is selected to be one of the first calculation symbols.
- the (i)th symbol is selected to be one of the first calculation symbols.
- the detector circuit calculates all symbols. However, if signs of two adjacent symbols of the Pseudo-Noise Sequence PN[i] are not the same (for example, one symbol is “+1”, and another symbol is “ ⁇ 1”), two corresponding symbols of the received Pseudo-Noise Sequence PNR[i] are easier to be determined by mistake due to ISI, such that accuracy of the system is decreased. On the contrary, if signs of successive symbols of the Pseudo-Noise Sequence PN[i] are the same, corresponding symbols of the received Pseudo-Noise Sequence PNR[i] are not easier to be wrong.
- the detector circuit 100 selects a symbol from the successive symbols of the Pseudo-Noise Sequence PN[i] to be one of the first calculation symbols and calculates selected first calculation symbols and corresponding second calculation symbols. Since the number of the selected first calculation symbols (or the second calculation symbols) is less than the number of all symbols of the Pseudo-Noise Sequence PN[i], the number of the multipliers of the calculator circuit 160 and the number of the adders of the calculator circuit 160 can be decreased under a condition that accuracy of the system is maintained, such that circuit complexity and calculation complexity of the detector circuit 100 are decreased.
- analog-to-digital converters with multi-symbols are adopt to convert the received Pseudo-Noise Sequence PNR[i].
- complexity of the sign detector circuit 120 is lower.
- complexity of the detector circuit 100 can be decreased.
- the second calculation values are floating numbers.
- the symbols of the received signal r[i] converted by the sign detector circuit 120 are “+1” or “ ⁇ 1”.
- the second calculation symbols selected from this received signal r[i] are not floating numbers.
- the first calculation symbols and the second calculation symbols stored in the storage circuit 140 are not floating numbers.
- cost of the storage circuit 140 can be decreased, and calculation complexity and cost of the calculator circuit 160 can be decreased.
- FIG. 3 is a circuit diagram illustrating a detector circuit 300 according to some embodiments of the present disclosure.
- FIG. 3 is a circuit diagram illustrating a detector circuit 300 according to some embodiments of the present disclosure.
- like elements in FIG. 3 are designated with the same reference numbers. Only differences between FIG. 3 and FIG. 1 are described in following paragraphs.
- a storage circuit 340 includes (N ⁇ 1) delay circuits D[ 0 ]-D[N ⁇ 2], N registers 142 [ 0 ]- 142 [N ⁇ 1], and N registers 144 [ 0 ]- 144 [N ⁇ 1], a multiplication circuit 362 includes N multipliers, and an addition circuit 364 includes (N ⁇ 1) adders. Symbols of the Pseudo-Noise Sequence PN[i] are stored in the registers 142 [ 0 ]- 142 [N ⁇ 1] respectively.
- Symbols of the received signal r[i] are stored in the registers 144 [ 0 ]- 144 [N ⁇ 1] respectively.
- the symbols PN[ 0 ], PN[ 1 ], PN[ 2 ], PN[ 3 ], PN[ 5 ], PN[ 6 ] of the Pseudo-Noise Sequence PN[i] are “+1” and the symbols r[ 0 ], r[ 1 ], r[ 2 ], r[ 3 ], r[ 5 ], r[ 6 ] of the received signal r[i] are “+1”.
- FIG. 4 is a circuit diagram illustrating a detector circuit 400 according to some embodiments of the present disclosure.
- FIG. 4 is a circuit diagram illustrating a detector circuit 400 according to some embodiments of the present disclosure.
- like elements in FIG. 4 are designated with the same reference numbers. Only differences between FIG. 4 and FIG. 3 are described in following paragraphs.
- the detector circuit 400 further includes N switches S[ 0 ]-S[N ⁇ 1].
- the switches S[ 0 ]-S[N ⁇ 1] are coupled to the multipliers respectively.
- the switches S[ 0 ], S[ 1 ], PN[ 2 ], PN[ 5 ] of the Pseudo-Noise Sequence PN[i] are selected as the first calculation symbols, the switches S[ 0 ], S[ 1 ], [ 2 ], S[ 5 ] are controlled to be turned on and other switches are controlled to be turned off.
- FIG. 5 is a flow diagram illustrating an operation method 500 of a detector circuit according to some embodiments of the present disclosure.
- the operation method 500 includes operations S 502 , S 504 , and S 506 .
- the operation method 500 is applied to the detector circuit 100 in FIG. 1 , but the present disclosure is not limited thereto.
- the operation method 500 is discussed with reference to FIG. 1 .
- the sign detector circuit 120 In operation S 502 , the sign detector circuit 120 generates the received signal r[i] according to the received Pseudo-Noise Sequence PNR[i], and the received Pseudo-Noise Sequence PNR[i] corresponds to the Pseudo-Noise Sequence PN[i].
- the Pseudo-Noise Sequence PN[i] from the transmitter is transmitted through the transmission channel to generate the received Pseudo-Noise Sequence PNR[i], and the received Pseudo-Noise Sequence PNR[i] is received by the sign detector circuit 120 of the detector circuit 100 .
- the (n)th symbol of the received Pseudo-Noise Sequence PNR[i] is equal to or greater than “0”
- the (n)th symbol of the received signal r[i] is set to be “+1” by the sign detector circuit 120 .
- the (n)th symbol of the received Pseudo-Noise Sequence r[i] is set to be “ ⁇ 1” or “0” by the sign detector circuit 120 .
- the calculator circuit 160 In operation S 504 , the calculator circuit 160 generates the first calculation values according to the first calculation symbols of the Pseudo-Noise Sequence PN[i] and the second calculation symbols of the received signal r[i], and generates the second calculation value Y according to the first calculation values. In some embodiments, if a sign of a symbol of the Pseudo-Noise Sequence PN[i] is the same to a sign of an adjacent symbol, the symbol is selected to be one of the first calculation symbols. A corresponding symbol of the received signal r[i] is selected to be one of the second calculation symbols.
- the multiplication circuits 162 of the calculator circuit 160 multiplies one of the first calculation symbols and a corresponding symbol of the second calculation symbols respectively, to generate the first calculation values.
- the addition circuit 164 of the calculator circuit 160 sums up the first calculation values to generate the calculation value Y.
- the comparator circuit 180 In operation S 506 , the comparator circuit 180 generates the comparison result CR according to the calculation value Y and the threshold value TS. In some embodiments, when the comparison result CR indicates that the calculation value Y is greater than the threshold value TS, the processor circuit of the receiver device determines that the detector circuit 100 correctly receives the Pseudo-Noise Sequence PN[i]. On the contrary, when the comparison result CR indicates that the calculation value Y is equal to or less than the threshold value TS, the processor circuit determines that the detector circuit 100 does not correctly receive the Pseudo-Noise Sequence PN[i].
- the detector circuit of the present disclosure can decrease circuit complexity and calculation complexity.
Abstract
Description
- This application claims priority to Taiwanese Application Serial Number 108129159, filed Aug. 15, 2019, which is herein incorporated by reference.
- The present disclosure relates to a circuit technology. More particularly, the present disclosure relates to a detector circuit and operation method.
- In communication technology, a synchronization procedure is executed before a transmitter device transmits signals to a receiver device. In general, a Pseudo-Noise Sequence (PN Sequence) is utilized to execute the synchronization procedure.
- One embodiment of the present disclosure is related to a detector circuit. The detector circuit includes a calculator circuit and a comparator circuit. The calculator circuit is configured to generate a plurality of first calculation values according to a plurality of first calculation symbols of a Pseudo-Noise Sequence and a plurality of second calculation symbols of a received signal, and generate a second calculation value according to the first calculation values. If a sign of a symbol of the Pseudo-Noise Sequence is the same to a sign of an adjacent symbol, the symbol is one of the first calculation symbols. The second calculation symbols are corresponding to the first calculation symbols respectively. The comparator circuit is configured to generate a comparison result according to the second calculation value and a threshold value. The comparison result is configured for determining whether the detector circuit correctly receives the Pseudo-Noise Sequence.
- One embodiment of the present disclosure is related to a detector circuit. The detector circuit includes a sign detector circuit, a calculator circuit and a comparator circuit. The sign detector circuit is configured to generate a received signal according to a received Pseudo-Noise Sequence corresponding to a Pseudo-Noise Sequence. The calculator circuit is configured to generate a plurality of first calculation values according to a plurality of first calculation symbols of the Pseudo-Noise Sequence and a plurality of second calculation symbols of the received signal, and generate a second calculation value according to the first calculation values. The second calculation symbols are corresponding to the first calculation symbols respectively. The comparator circuit is configured to generate a comparison result according to the second calculation value and a threshold value. The comparison result is configured for determining whether the detector circuit correctly receives the Pseudo-Noise Sequence.
- One embodiment of the present disclosure is related to an operation method of a detector circuit. The operation method includes: generating, by a sign detector circuit, a received signal according to a received Pseudo-Noise Sequence corresponding to a Pseudo-Noise Sequence; generating, by a calculator circuit, a plurality of first calculation values according to a plurality of first calculation symbols of the Pseudo-Noise Sequence and a plurality of second calculation symbols of the received signal, and generating a second calculation value according to the first calculation values, in which if a sign of a symbol of the Pseudo-Noise Sequence is the same to a sign of an adjacent symbol, the symbol is one of the first calculation symbols, in which the second calculation symbols are corresponding to the first calculation symbols respectively; and generating, by a comparator circuit, a comparison result according to the second calculation value and a threshold value, in which the comparison result is configured for determining whether the detector circuit correctly receives the Pseudo-Noise Sequence.
- As shown in the above embodiments, the detector circuit of the present disclosure can decrease circuit complexity and calculation complexity.
- It is to be understood that both the foregoing general description and the following detailed description are by examples, and are intended to provide further explanation of the disclosure as claimed.
- The disclosure can be more fully understood by reading the following detailed description of the embodiment, with reference made to the accompanying drawings as follows:
-
FIG. 1 is a circuit diagram illustrating a detector circuit according to some embodiments of the present disclosure. -
FIG. 2 is a schematic diagram illustrating a Pseudo-Noise Sequence, a received Pseudo-Noise Sequence, and a received signal according to some embodiments of the present disclosure. -
FIG. 3 is a circuit diagram illustrating a detector circuit according to some embodiments of the present disclosure. -
FIG. 4 is a circuit diagram illustrating a detector circuit according to some embodiments of the present disclosure. -
FIG. 5 is a flow diagram illustrating an operation method of a detector circuit according to some embodiments of the present disclosure. - Reference is now made in detail to the present embodiments of the disclosure, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts. The embodiments below are described in detail with the accompanying drawings, but the examples provided are not intended to limit the scope of the disclosure covered by the description. The structure and operation are not intended to limit the execution order. Any structure regrouped by elements, which has an equal effect, is covered by the scope of the present disclosure.
- In the present disclosure, “connected” or “coupled” may be referred to “electrically connected” or “electrically coupled.” “Connected” or “coupled” may also be referred to operations or actions between two or more elements.
- Reference is made to
FIG. 1 .FIG. 1 is a circuit diagram illustrating adetector circuit 100 according to some embodiments of the present disclosure. In some embodiments, thedetector circuit 100 is disposed in a receiver device. The receiver device receives a Pseudo-Noise Sequence (PN Sequence) from a transmitter device. The Pseudo-Noise Sequence is a sequence composed of “+1” and “−1”. Thedetector circuit 100 of the receiver device determines whether the receiver device correctly receives the Pseudo-Noise Sequence according to a received signal corresponding to the Pseudo-Noise Sequence, to determine whether a synchronization procedure between the receiver device and the transmitter device is completed. When the synchronization procedure is completed, the transmitter device can transmit signals to the receiver device, and the receiver device can also transmit signals to the transmitter device. - As illustrated in
FIG. 1 , thedetector circuit 100 includes asign detector circuit 120, astorage circuit 140, acalculator circuit 160, and acomparator circuit 180. Thestorage circuit 140 is coupled to thesign detector circuit 120. Thecalculator circuit 160 is coupled to thestorage circuit 140. Thecomparator circuit 180 is coupled to thecalculator circuit 160. Thedetector circuit 100 is configured to receive a Pseudo-Noise Sequence (for example, a Pseudo-Noise Sequence PN[i] inFIG. 2 ) from a transmitter device. - Reference is made to
FIG. 1 andFIG. 2 .FIG. 2 is a schematic diagram illustrating the Pseudo-Noise Sequence PN[i], a received Pseudo-Noise Sequence PNR[i], and a received signal r[i] according to some embodiments of the present disclosure. As illustrated inFIG. 2 , the Pseudo-Noise Sequence PN[i] from the transmitter device includes eight symbols. A symbol PN[0] is “+1”, a symbol PN[1] is “+1”, a symbol PN[2] is “+1”, a symbol PN[3] is “+1”, a symbol PN[4] is “−1”, a symbol PN[5] is “+1”, a symbol PN[6] is “+1”, and a symbol PN[7] is “−1”. In some other embodiments, the Pseudo-Noise Sequence PN[i] may include more symbols (for example, 255 symbols). - The Pseudo-Noise Sequence PN[i] from the transmitter is transmitted through a transmission channel to generate the received Pseudo-Noise Sequence PNR[i]. The received Pseudo-Noise Sequence PNR[i] is received by the
sign detector circuit 120 of thedetector circuit 100. The received Pseudo-Noise Sequence PNR[i] is converted by thesign detector circuit 120 to generate the received signal r[i]. In some embodiments, thesign detector circuit 120 may be implemented by a sign function circuit. When an (n)th symbol of the received Pseudo-Noise Sequence PNR[i] is equal to or greater than “0”, an (n)th symbol of the received signal r[i] is set to be “+1” by thesign detector circuit 120. When the (n)th symbol of the received Pseudo-Noise Sequence PNR[i] is less than “0”, the (n)th symbol of the received signal r[i] is set to be “−1” by thesign detector circuit 120. The implementations of thesign detector circuit 120 above are given for illustrative purposes only. Various implementations of thesign detector circuit 120 are within the contemplated scope of the present disclosure. - As illustrated in
FIG. 2 , the received signal r[i] converted by thesign detector circuit 120 also includes eight symbols. Based on the operations above, under a condition that the symbols of the received Pseudo-Noise Sequence PNR[i] are the same to the symbols of the Pseudo-Noise Sequence PN[i] (an ideal condition without being affected by inter-symbol interference (ISI) and a quality of the transition channel), a symbol r[0] is “+1”, a symbol r[1] is “+1”, a symbol r[2] is “+1”, a symbol r[3] is “+1”, a symbol r[4] is “−1”, a symbol r[5] is “+1”, a symbol r[6] is “+1”, a symbol r[7] is “−1”. - If a sign of a symbol of the Pseudo-Noise Sequence PN[i] is the same to a sign of an adjacent symbol, the symbol is one of the first calculation symbols. In some embodiments, the adjacent symbol may be a following symbol. For example, since the symbol PN[0] and the symbol PN[1] are “+1”, the symbol PN[0] is selected to be one of the first calculation symbols. Similarly, since the symbol PN[1] and the symbol PN[2] are “+1”, the symbol PN[1] is selected to be one of the first calculation symbols, and so on. Accordingly, the symbols PN[0], PN[1], PN[2], PN[5] are selected to be the first calculation symbols (shown by thick lines in
FIG. 2 ). In some other embodiments, the adjacent symbol may be a previous symbol. - Accordingly, symbols, corresponding to the first calculation symbols, of the received signal r[i] are selected to be second calculation symbols. Accordingly, the second calculation symbols include the symbol r[0], the symbol [1], the symbol [2], and the symbol r[5] (shown by thick lines in
FIG. 2 ). - Since there are four first calculation symbols, the
storage circuit 140 are designed to include three delay circuits D[0]-D[2], four registers 142[0]-142[3], and four registers 144[0]-144[3]. - In some embodiments, the delay circuits D[0]-D[2] have different delay times respectively. For the aforementioned embodiments, the delay time of the delay circuit D[0] is the same to the delay time of the delay circuit D[1], but is different from the delay time of the delay circuit D[2].
- The registers 142[0]-142[3] are configured to store the first calculation symbols PN[0], PN[1], PN[2], and PN[5] respectively. The registers 144[0]-144[3] are configured to store the second calculation symbols r[0], r[1], r[2], and r[5] respectively.
- As illustrated in
FIG. 1 , thecalculator circuit 160 includes amultiplication circuit 162 and anaddition circuit 164. Themultiplication circuit 162 includes four multipliers. Theaddition circuit 164 includes three adders. The first multiplier multiplies the first calculation symbol PN[0] (value is “+1”) and the second calculation symbol r[0] (value is “+1”), to generate a calculation value (value is “+1”). The second multiplier multiplies the first calculation symbol PN[1] (value is “+1”) and the second calculation symbol r[1] (value is “+1”), to generate a calculation value (value is “+1”). The first adder sums up the calculation value from the first multiplier and the calculation value from the second multiplier, and so on. As a result, a calculation value Y (value is “4”) is generated. Based on the operations above, when one of the symbols of the Pseudo-Noise Sequence PN[i] is correctly received, the calculation value Y increases. On the contrary, when one of the symbols of the Pseudo-Noise Sequence PN[i] is not correctly received, the calculation value Y decreases. For example, under a condition that the first calculation symbol is “+1”, when the Pseudo-Noise Sequence PN[i] is not correctly received, the second calculation value may be “−1”. Accordingly, a calculation value generated by a corresponding multiplier is “−1”. This calculation value (“−1”) makes the calculation value Y to be decreased. Accordingly, the calculation value Y can indicate accuracy of the received Pseudo-Noise Sequence PNR[i]. - In some other embodiments, the
sign detector circuit 120 may be implemented by a slicer. Under this condition, the multipliers in themultiplication circuit 162 are replaced by a plurality of XNOR gates respectively. In these embodiments, when an (n)th symbol of the received Pseudo-Noise Sequence PNR[i] is equal to or greater than “0”, an (n)th symbol of the received signal r[i] is set to be “+1” by thesign detector circuit 120. When the (n)th symbol of the received Pseudo-Noise Sequence PNR[i] is less than “0”, the (n)th symbol of the received signal r[i] is set to be “0” by thesign detector circuit 120. In these embodiments, the (n)th symbol of the Pseudo-Noise Sequence PN[i] is transmitted to one input terminal of one of the XNOR gates, and the (n)th symbol of the received signal r[i] is transmitted to another input terminal of the one of the XNOR gates. When the (n)th symbol of the Pseudo-Noise Sequence PN[i] is “+1”, “+1” is transmitted to the one input terminal of the one of the XNOR gates. On the contrary, when the (n)th symbol of the Pseudo-Noise Sequence PN[i] is “−1”, “0” is transmitted to the one input terminal of the one of the XNOR gates. - Accordingly, when both of the (n)th symbol of the Pseudo-Noise Sequence PN[i] and the (n)th symbol of the received signal r[i] are corresponding to “+1” or are corresponding to “−1”, an output value of the one of the XNOR gates is “+1”. When one of the (n)th symbol of the Pseudo-Noise Sequence PN[i] and the (n)th symbol of the received signal r[i] is corresponding to “+1” and another one is corresponding to “−1”, the output value of the one of the XNOR gates is “0”. Based on the operations above, when the one symbol of the Pseudo-Noise Sequence PN[i] is correctly received, the calculation value Y is increased. On the contrary, when the one symbol of the Pseudo-Noise Sequence PN[i] is not correctly received, the calculation value Y is maintained. Accordingly, the calculation value Y can indicate accuracy of the received Pseudo-Noise Sequence PNR[i].
- Then, the
comparator circuit 180 compares the calculation value Y with a threshold value TS, to generate a comparison result CR. In some embodiments, thecomparator circuit 180 may be implemented by a comparator. A processor circuit (not shown) of the receiver device can determine whether thedetector circuit 100 of the receiver device correctly receives the Pseudo-Noise Sequence PN[i] according to the comparison result CR. For example, when the comparison result CR indicates that the calculation value Y is equal to or less than the threshold value TS, the processor circuit determines that thedetector circuit 100 does not correctly receive the Pseudo-Noise Sequence PN[i]. On the contrary, when the comparison result CR indicates that the calculation value Y is greater than the threshold value TS, the processor circuit determines that thedetector circuit 100 correctly receives the Pseudo-Noise Sequence PN[i]. Under this condition, the synchronization procedure between the receiver device and the transmitter device is completed. Then, the transmitter device can transmit signals to the receiver device, and the receiver device also can transmit signals to transmitter device. - In some further embodiments, both of the transmitter device and the receiver device have the
detector circuit 100. In operation, the transmitter device transmits the Pseudo-Noise Sequence PN[i] to thedetector circuit 100 of the receiver device, and thedetector circuit 100 of the receiver device could determine whether the receiver device correctly receive the Pseudo-Noise Sequence PN[i]. Similarly, the receiver device may transmit the Pseudo-Noise Sequence PN[i] to thedetector circuit 100 of the transmitter device, thedetector circuit 100 of the transmitter device could determine whether the receiver device correctly receive the Pseudo-Noise Sequence PN[i]. When both of the receiver device and the transmitter device correctly receive the Pseudo-Noise Sequence PN[i], the synchronization procedure between the receiver device and the transmitter device is completed. - The mechanism of selecting the first calculation symbols can be applied to more adjacent symbols. In some other embodiments, if signs of an (i)th symbol, an (i+1)th symbol, and an (i−1)th symbol of the Pseudo-Noise Sequence PN[i] are the same, the (i)th symbol is selected to be one of the first calculation symbols. In some other embodiments, if signs of the (i)th symbol, an (i+2)th symbol, the (i+1)th symbol, the (i−1)th symbol, and an (i−2)th symbol of the Pseudo-Noise Sequence PN[i] are the same, the (i)th symbol is selected to be one of the first calculation symbols.
- In some related technology, the detector circuit calculates all symbols. However, if signs of two adjacent symbols of the Pseudo-Noise Sequence PN[i] are not the same (for example, one symbol is “+1”, and another symbol is “−1”), two corresponding symbols of the received Pseudo-Noise Sequence PNR[i] are easier to be determined by mistake due to ISI, such that accuracy of the system is decreased. On the contrary, if signs of successive symbols of the Pseudo-Noise Sequence PN[i] are the same, corresponding symbols of the received Pseudo-Noise Sequence PNR[i] are not easier to be wrong. Accordingly, the
detector circuit 100 selects a symbol from the successive symbols of the Pseudo-Noise Sequence PN[i] to be one of the first calculation symbols and calculates selected first calculation symbols and corresponding second calculation symbols. Since the number of the selected first calculation symbols (or the second calculation symbols) is less than the number of all symbols of the Pseudo-Noise Sequence PN[i], the number of the multipliers of thecalculator circuit 160 and the number of the adders of thecalculator circuit 160 can be decreased under a condition that accuracy of the system is maintained, such that circuit complexity and calculation complexity of thedetector circuit 100 are decreased. - In addition, in some related technology, analog-to-digital converters with multi-symbols are adopt to convert the received Pseudo-Noise Sequence PNR[i]. Compared to these analog-to-digital converters, complexity of the
sign detector circuit 120 is lower. Thus, complexity of thedetector circuit 100 can be decreased. - In addition, in some related technology, the second calculation values are floating numbers. Compared to these related technology, the symbols of the received signal r[i] converted by the
sign detector circuit 120 are “+1” or “−1”. Thus, the second calculation symbols selected from this received signal r[i] are not floating numbers. In other words, the first calculation symbols and the second calculation symbols stored in thestorage circuit 140 are not floating numbers. Thus, cost of thestorage circuit 140 can be decreased, and calculation complexity and cost of thecalculator circuit 160 can be decreased. - Reference is made to
FIG. 3 .FIG. 3 is a circuit diagram illustrating adetector circuit 300 according to some embodiments of the present disclosure. For ease of understanding, with respect to the embodiments ofFIG. 1 , like elements inFIG. 3 are designated with the same reference numbers. Only differences betweenFIG. 3 andFIG. 1 are described in following paragraphs. - When the Pseudo-Noise Sequence PN[i] includes N symbols, a
storage circuit 340 includes (N−1) delay circuits D[0]-D[N−2], N registers 142[0]-142[N−1], and N registers 144[0]-144[N−1], amultiplication circuit 362 includes N multipliers, and anaddition circuit 364 includes (N−1) adders. Symbols of the Pseudo-Noise Sequence PN[i] are stored in the registers 142[0]-142[N−1] respectively. Symbols of the received signal r[i] are stored in the registers 144[0]-144[N−1] respectively. As described above, the symbols PN[0], PN[1], PN[2], PN[3], PN[5], PN[6] of the Pseudo-Noise Sequence PN[i] are “+1” and the symbols r[0], r[1], r[2], r[3], r[5], r[6] of the received signal r[i] are “+1”. Other symbols of the Pseudo-Noise Sequence PN[i] are “−1” and other symbols of the received signal r[i] are “−1”. Thus, calculation values of all multipliers are “+1”. Theaddition circuit 364 sums up the calculation values of all multipliers, to generate the calculation value Y. Other contents about thedetector circuit 300 are similar to those of thedetector circuit 100 inFIG. 1 , so they are not described herein again. - As illustrated in
FIG. 4 .FIG. 4 is a circuit diagram illustrating adetector circuit 400 according to some embodiments of the present disclosure. For ease of understanding, with respect to the embodiments ofFIG. 3 , like elements inFIG. 4 are designated with the same reference numbers. Only differences betweenFIG. 4 andFIG. 3 are described in following paragraphs. - As illustrated in
FIG. 4 , thedetector circuit 400 further includes N switches S[0]-S[N−1]. The switches S[0]-S[N−1] are coupled to the multipliers respectively. As described above, since the symbols PN[0], PN[1], PN[2], PN[5] of the Pseudo-Noise Sequence PN[i] are selected as the first calculation symbols, the switches S[0], S[1], [2], S[5] are controlled to be turned on and other switches are controlled to be turned off. Thus, only the first calculation symbols PN[0], PN[1], PN[2], and PN[5] and the second calculation symbols r[0], r[1], r[2], and r[5] are calculated by thecalculator circuit 160 to generate the calculation value Y. Effectively, it is not that all symbols are calculated by thecalculator circuit 160. Other contents about thedetector circuit 400 are similar to those of thedetector circuit 300 inFIG. 3 , so they are not described herein again. - Reference is made to
FIG. 5 .FIG. 5 is a flow diagram illustrating anoperation method 500 of a detector circuit according to some embodiments of the present disclosure. Theoperation method 500 includes operations S502, S504, and S506. In some embodiments, theoperation method 500 is applied to thedetector circuit 100 inFIG. 1 , but the present disclosure is not limited thereto. For better understanding of the present disclosure, theoperation method 500 is discussed with reference toFIG. 1 . - In operation S502, the
sign detector circuit 120 generates the received signal r[i] according to the received Pseudo-Noise Sequence PNR[i], and the received Pseudo-Noise Sequence PNR[i] corresponds to the Pseudo-Noise Sequence PN[i]. In some embodiments, the Pseudo-Noise Sequence PN[i] from the transmitter is transmitted through the transmission channel to generate the received Pseudo-Noise Sequence PNR[i], and the received Pseudo-Noise Sequence PNR[i] is received by thesign detector circuit 120 of thedetector circuit 100. When the (n)th symbol of the received Pseudo-Noise Sequence PNR[i] is equal to or greater than “0”, the (n)th symbol of the received signal r[i] is set to be “+1” by thesign detector circuit 120. When the (n)th symbol of the received Pseudo-Noise Sequence r[i] is less than “0”, the (n)th symbol of the received signal is set to be “−1” or “0” by thesign detector circuit 120. - In operation S504, the
calculator circuit 160 generates the first calculation values according to the first calculation symbols of the Pseudo-Noise Sequence PN[i] and the second calculation symbols of the received signal r[i], and generates the second calculation value Y according to the first calculation values. In some embodiments, if a sign of a symbol of the Pseudo-Noise Sequence PN[i] is the same to a sign of an adjacent symbol, the symbol is selected to be one of the first calculation symbols. A corresponding symbol of the received signal r[i] is selected to be one of the second calculation symbols. In some embodiments, themultiplication circuits 162 of thecalculator circuit 160 multiplies one of the first calculation symbols and a corresponding symbol of the second calculation symbols respectively, to generate the first calculation values. Theaddition circuit 164 of thecalculator circuit 160 sums up the first calculation values to generate the calculation value Y. - In operation S506, the
comparator circuit 180 generates the comparison result CR according to the calculation value Y and the threshold value TS. In some embodiments, when the comparison result CR indicates that the calculation value Y is greater than the threshold value TS, the processor circuit of the receiver device determines that thedetector circuit 100 correctly receives the Pseudo-Noise Sequence PN[i]. On the contrary, when the comparison result CR indicates that the calculation value Y is equal to or less than the threshold value TS, the processor circuit determines that thedetector circuit 100 does not correctly receive the Pseudo-Noise Sequence PN[i]. - As shown in the above embodiments, the detector circuit of the present disclosure can decrease circuit complexity and calculation complexity.
- Although the present disclosure has been described in considerable detail with reference to certain embodiments thereof, other embodiments are possible. Therefore, the spirit and scope of the appended claims should not be limited to the description of the embodiments contained herein.
- It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present disclosure without departing from the scope or spirit of the disclosure. In view of the foregoing, it is intended that the present disclosure cover modifications and variations of this disclosure provided they fall within the scope of the following claims.
Claims (20)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW10812915.9 | 2019-08-15 | ||
TW108129159A TWI730378B (en) | 2019-08-15 | 2019-08-15 | Detector circuit and operation method |
TW108129159 | 2019-08-15 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20210050847A1 true US20210050847A1 (en) | 2021-02-18 |
US10931436B1 US10931436B1 (en) | 2021-02-23 |
Family
ID=74567423
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/785,782 Active US10931436B1 (en) | 2019-08-15 | 2020-02-10 | Detector circuit and operation method |
Country Status (2)
Country | Link |
---|---|
US (1) | US10931436B1 (en) |
TW (1) | TWI730378B (en) |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6289041B1 (en) | 1997-02-11 | 2001-09-11 | Snaptrack, Inc. | Fast Acquisition, high sensitivity GPS receiver |
WO1999049595A1 (en) * | 1998-03-23 | 1999-09-30 | Samsung Electronics Co., Ltd. | Power control device and method for controlling a reverse link common channel in a cdma communication system |
CA2394510A1 (en) | 1999-12-17 | 2001-06-21 | Rui R.(Deceased) Wang | Methods and apparatus for signal searching using correlation |
US6324210B1 (en) | 1999-12-17 | 2001-11-27 | Golden Bridge Technology Incorporated | Sliding matched filter with flexible hardware complexity |
US7072409B2 (en) * | 2000-05-23 | 2006-07-04 | Ntt Docomo, Inc. | Space multiplex radio communication method and radio communication apparatus |
US6785321B1 (en) * | 2000-10-31 | 2004-08-31 | Motorola, Inc. | Apparatus and method for estimating the time of arrival of a spread spectrum signal in a wireless communication system |
US7924952B2 (en) * | 2004-05-20 | 2011-04-12 | Panasonic Corporation | Signal detection device, signal detection circuit, signal detection method, and program |
KR100555709B1 (en) * | 2004-06-23 | 2006-03-03 | 삼성전자주식회사 | Symbol timing error detector using channel profile of Digital receiver and symbol timing error detecting method thereof |
KR100732382B1 (en) * | 2006-04-27 | 2007-06-27 | 주식회사 팬택 | Apparatus and method of obtaining a preamble in an orthogonal frequency division multiple access mobile terminal |
US7961816B2 (en) * | 2007-11-28 | 2011-06-14 | Industrial Technology Research Institute | Device for and method of signal synchronization in a communication system |
TWI390862B (en) * | 2008-11-17 | 2013-03-21 | Realtek Semiconductor Corp | Pseudo noise code tracking circuit and pseudo noise code tracking method |
TWI589137B (en) * | 2015-01-28 | 2017-06-21 | 晨星半導體股份有限公司 | Estimating method and device, sampling frequency offset calculating method, and phase estimating method and device |
US10027471B2 (en) | 2015-06-11 | 2018-07-17 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Synchronization and training stage operation |
-
2019
- 2019-08-15 TW TW108129159A patent/TWI730378B/en active
-
2020
- 2020-02-10 US US16/785,782 patent/US10931436B1/en active Active
Also Published As
Publication number | Publication date |
---|---|
TW202110148A (en) | 2021-03-01 |
TWI730378B (en) | 2021-06-11 |
US10931436B1 (en) | 2021-02-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8121186B2 (en) | Systems and methods for speculative signal equalization | |
US6363112B1 (en) | Parallel processing decision feedback equalizer | |
US9197459B1 (en) | Decision feedback equalizer | |
CN110620740B (en) | Signal receiving circuit and operation method thereof | |
JPH03165632A (en) | Maximum likelihood estimation device | |
US20190036551A1 (en) | Sequence detectors | |
CN111614373B (en) | Spread spectrum signal transmission method, spread spectrum signal reception method, spread spectrum signal transmission device, spread spectrum signal reception device, and spread spectrum signal reception medium | |
US10931436B1 (en) | Detector circuit and operation method | |
EP0833478A2 (en) | Pattern matching apparatus | |
EP3379407B1 (en) | Embedded system, communication unit and method for implementing an exponential computation | |
US7158565B2 (en) | Waveform equalizer and shift register | |
US3573729A (en) | Error detection in multilevel transmission | |
US4138644A (en) | Adaptive phase detection method and apparatus | |
CN111198673A (en) | Word length adjusting method, device, equipment and storage medium | |
US8948333B2 (en) | Clock frequency error detecting device | |
US3237160A (en) | Semiconductor multiple-word correlator | |
KR950013805B1 (en) | Synchronous detecting circuit of digital signal | |
US8122334B2 (en) | Parity error detecting circuit and method | |
US9032009B2 (en) | Multiplier circuit | |
JPS6037667B2 (en) | phase jump detector | |
CN110710113B (en) | Path measurement unit in sequence detector and path measurement method | |
US20190140676A1 (en) | Signal receiving apparatus and signal processing method thereof | |
US11711245B2 (en) | Apparatus and method for channel equalization based on error detection | |
US10673482B2 (en) | Signal transmission device and linking method thereof | |
US8036260B2 (en) | System and method for equalizing an incoming signal |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: REALTEK SEMICONDUCTOR CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WANG, SHUN-SHENG;TSENG, TA-CHIN;LIN, TSENG-KUEI;AND OTHERS;REEL/FRAME:051860/0421 Effective date: 20200203 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |