US20200343096A1 - Package structure and method of manufacturing the same - Google Patents
Package structure and method of manufacturing the same Download PDFInfo
- Publication number
- US20200343096A1 US20200343096A1 US16/928,001 US202016928001A US2020343096A1 US 20200343096 A1 US20200343096 A1 US 20200343096A1 US 202016928001 A US202016928001 A US 202016928001A US 2020343096 A1 US2020343096 A1 US 2020343096A1
- Authority
- US
- United States
- Prior art keywords
- die
- layer
- package structure
- rdl
- encapsulant
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title description 14
- 239000008393 encapsulating agent Substances 0.000 claims abstract description 81
- 238000000034 method Methods 0.000 claims abstract description 52
- 239000010410 layer Substances 0.000 claims description 245
- 229920000642 polymer Polymers 0.000 claims description 22
- 239000012790 adhesive layer Substances 0.000 claims description 11
- 239000004020 conductor Substances 0.000 claims description 5
- QRUDEWIWKLJBPS-UHFFFAOYSA-N benzotriazole Chemical compound C1=CC=C2N[N][N]C2=C1 QRUDEWIWKLJBPS-UHFFFAOYSA-N 0.000 claims description 3
- 239000012964 benzotriazole Substances 0.000 claims description 3
- 239000003755 preservative agent Substances 0.000 claims description 3
- 230000002335 preservative effect Effects 0.000 claims description 3
- 238000007667 floating Methods 0.000 claims description 2
- 150000001556 benzimidazoles Chemical class 0.000 claims 1
- UCEQXRCJXIVODC-PMACEKPBSA-N LSM-1131 Chemical compound C1CCC2=CC=CC3=C2N1C=C3[C@@H]1C(=O)NC(=O)[C@H]1C1=CNC2=CC=CC=C12 UCEQXRCJXIVODC-PMACEKPBSA-N 0.000 description 68
- 230000008569 process Effects 0.000 description 30
- 101100242304 Arabidopsis thaliana GCP1 gene Proteins 0.000 description 25
- 101100412054 Arabidopsis thaliana RD19B gene Proteins 0.000 description 25
- 101150118301 RDL1 gene Proteins 0.000 description 25
- 101100355968 Arabidopsis thaliana RDL4 gene Proteins 0.000 description 22
- 239000000463 material Substances 0.000 description 22
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 15
- 229910052802 copper Inorganic materials 0.000 description 15
- 239000010949 copper Substances 0.000 description 15
- 229910052751 metal Inorganic materials 0.000 description 12
- 239000002184 metal Substances 0.000 description 12
- 229910000679 solder Inorganic materials 0.000 description 10
- 101100355967 Arabidopsis thaliana RDL3 gene Proteins 0.000 description 8
- 101100412055 Arabidopsis thaliana RD19C gene Proteins 0.000 description 7
- 101150054209 RDL2 gene Proteins 0.000 description 7
- 238000012360 testing method Methods 0.000 description 7
- 238000002161 passivation Methods 0.000 description 6
- 238000000227 grinding Methods 0.000 description 5
- 230000003647 oxidation Effects 0.000 description 5
- 238000007254 oxidation reaction Methods 0.000 description 5
- 238000007517 polishing process Methods 0.000 description 5
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- 239000004642 Polyimide Substances 0.000 description 4
- 239000000853 adhesive Substances 0.000 description 4
- 230000001070 adhesive effect Effects 0.000 description 4
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 239000010432 diamond Substances 0.000 description 4
- 229910003460 diamond Inorganic materials 0.000 description 4
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 4
- 229920002577 polybenzoxazole Polymers 0.000 description 4
- 229920001721 polyimide Polymers 0.000 description 4
- 238000004528 spin coating Methods 0.000 description 4
- 239000000758 substrate Substances 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 3
- 239000003990 capacitor Substances 0.000 description 3
- 239000011248 coating agent Substances 0.000 description 3
- 238000000576 coating method Methods 0.000 description 3
- 238000003475 lamination Methods 0.000 description 3
- 150000004767 nitrides Chemical class 0.000 description 3
- 239000011368 organic material Substances 0.000 description 3
- 239000005360 phosphosilicate glass Substances 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- 239000010936 titanium Substances 0.000 description 3
- 238000012795 verification Methods 0.000 description 3
- RSWGJHLUYNHPMX-UHFFFAOYSA-N Abietic-Saeure Chemical class C12CCC(C(C)C)=CC2=CCC2C1(C)CCCC2(C)C(O)=O RSWGJHLUYNHPMX-UHFFFAOYSA-N 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- 239000004593 Epoxy Substances 0.000 description 2
- 229910002601 GaN Inorganic materials 0.000 description 2
- KHPCPRHQVVSZAH-HUOMCSJISA-N Rosin Chemical class O(C/C=C/c1ccccc1)[C@H]1[C@H](O)[C@@H](O)[C@@H](O)[C@@H](CO)O1 KHPCPRHQVVSZAH-HUOMCSJISA-N 0.000 description 2
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 2
- 229910001128 Sn alloy Inorganic materials 0.000 description 2
- 229910000831 Steel Inorganic materials 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 125000003785 benzimidazolyl group Chemical class N1=C(NC2=C1C=CC=C2)* 0.000 description 2
- 239000005388 borosilicate glass Substances 0.000 description 2
- 239000002131 composite material Substances 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 238000005553 drilling Methods 0.000 description 2
- 238000009713 electroplating Methods 0.000 description 2
- 239000000945 filler Substances 0.000 description 2
- 239000003292 glue Substances 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 229910010272 inorganic material Inorganic materials 0.000 description 2
- 239000011147 inorganic material Substances 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 238000000465 moulding Methods 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 239000000523 sample Substances 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 239000004332 silver Substances 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 238000003892 spreading Methods 0.000 description 2
- 230000007480 spreading Effects 0.000 description 2
- 239000010959 steel Substances 0.000 description 2
- KHPCPRHQVVSZAH-UHFFFAOYSA-N trans-cinnamyl beta-D-glucopyranoside Chemical class OC1C(O)C(O)C(CO)OC1OCC=CC1=CC=CC=C1 KHPCPRHQVVSZAH-UHFFFAOYSA-N 0.000 description 2
- SEULWJSKCVACTH-UHFFFAOYSA-N 1-phenylimidazole Chemical compound C1=NC=CN1C1=CC=CC=C1 SEULWJSKCVACTH-UHFFFAOYSA-N 0.000 description 1
- 229910001316 Ag alloy Inorganic materials 0.000 description 1
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- 229910001020 Au alloy Inorganic materials 0.000 description 1
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- 208000024875 Infantile dystonia-parkinsonism Diseases 0.000 description 1
- 229910000978 Pb alloy Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 239000004480 active ingredient Substances 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- RNQKDQAVIXDKAG-UHFFFAOYSA-N aluminum gallium Chemical compound [Al].[Ga] RNQKDQAVIXDKAG-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 229910010293 ceramic material Inorganic materials 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 150000002148 esters Chemical class 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000005562 fading Methods 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 229910021389 graphene Inorganic materials 0.000 description 1
- 229910002804 graphite Inorganic materials 0.000 description 1
- 239000010439 graphite Substances 0.000 description 1
- 150000002460 imidazoles Chemical class 0.000 description 1
- 208000001543 infantile parkinsonism-dystonia Diseases 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- LQBJWKCYZGMFEV-UHFFFAOYSA-N lead tin Chemical compound [Sn].[Pb] LQBJWKCYZGMFEV-UHFFFAOYSA-N 0.000 description 1
- 238000005272 metallurgy Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- -1 silicon nitride Chemical class 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 1
- 239000011135 tin Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
- H01L21/3043—Making grooves, e.g. cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B28—WORKING CEMENT, CLAY, OR STONE
- B28D—WORKING STONE OR STONE-LIKE MATERIALS
- B28D5/00—Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4857—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67092—Apparatus for mechanical treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3675—Cooling facilitated by shape of device characterised by the shape of the housing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5383—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5386—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68359—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13139—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
- H01L2224/21—Structure, shape, material or disposition of high density interconnect preforms of an individual HDI interconnect
- H01L2224/214—Connecting portions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus
- H01L2224/81005—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81009—Pre-treatment of the bump connector or the bonding area
- H01L2224/8101—Cleaning the bump connector, e.g. oxide removal step, desmearing
- H01L2224/81011—Chemical cleaning, e.g. etching, flux
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
- H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1035—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1094—Thermal management, e.g. cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
- H01L2924/15321—Connection portion the connection portion being formed on the die mounting surface of the substrate being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
- H01L2924/1533—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18161—Exposing the passive side of the semiconductor or solid-state body of a flip chip
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/19011—Structure including integrated passive components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19106—Disposition of discrete passive components in a mirrored arrangement on two different side of a common die mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
Definitions
- the semiconductor industry has experienced rapid growth due to continuous improvements in the integration density of various electronic components (i.e., transistors, diodes, resistors, capacitors, etc.). For the most part, this improvement in integration density has come from continuous reductions in minimum feature size, which allows more of the smaller components to be integrated into a given area. These smaller electronic components also demand smaller packages that utilize less area than previous packages.
- Some smaller types of packages for semiconductor components include quad flat packages (QFPs), pin grid array (PGA) packages, ball grid array (BGA) packages, flip chips (FC), three-dimensional integrated circuits (3DICs), wafer level packages (WLPs), and package on package (PoP) devices and so on.
- FIG. 1A to FIG. 1F are schematic cross-sectional views illustrating a method of manufacturing a package structure according to a first embodiment of the disclosure.
- FIG. 2A to FIG. 2B are schematic cross-sectional views illustrating a method of manufacturing a package structure according to some embodiments of the disclosure.
- FIG. 3A to FIG. 3H are schematic cross-sectional views illustrating a method of manufacturing a package structure according to a second embodiment of the disclosure.
- FIG. 4A to FIG. 4C are schematic cross-sectional views illustrating a method of manufacturing a package structure according to some embodiments of the disclosure.
- FIG. 5A to FIG. 5B are schematic cross-sectional views illustrating a method of manufacturing a package structure according to a third embodiment of the disclosure.
- FIG. 6A to FIG. 6D are schematic cross-sectional views illustrating a method of manufacturing a package structure according to a fourth embodiment of the disclosure.
- FIG. 7 and FIG. 8 respectively illustrate a PoP device according to some embodiments of the disclosure.
- first and first features are formed in direct contact
- additional features may be formed between the second and first features, such that the second and first features may not be in direct contact
- present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- spatially relative terms such as “beneath”, “below”, “lower”, “on”, “above”, “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the FIG.s.
- the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the FIG.s.
- the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- testing structures may be included to aid in the verification testing of the 3D packaging or 3DIC devices.
- the testing structures may include, for example, test pads formed in a redistribution layer or on a substrate that allows the testing of the 3D packaging or 3DIC, the use of probes and/or probe cards, and the like.
- the verification testing may be performed on intermediate structures as well as the final structure.
- the structures and methods disclosed herein may be used in conjunction with testing methodologies that incorporate intermediate verification of known good dies to increase the yield and decrease costs.
- FIG. 1A to FIG. 1F are schematic cross-sectional views illustrating a method of manufacturing a package structure according to a first embodiment of the disclosure.
- a carrier 10 is provided.
- the carrier 10 may be a glass carrier, a ceramic carrier, or the like.
- a de-bonding layer 11 is formed on the carrier 10 by, for example, a spin coating method.
- the de-bonding layer 11 may be formed of an adhesive such as an Ultra-Violet (UV) glue, a Light-to-Heat Conversion (LTHC) glue, or the like, or other types of adhesives.
- UV Ultra-Violet
- LTHC Light-to-Heat Conversion
- the de-bonding layer 11 is decomposable under the heat of light to thereby release the carrier 10 from the overlying structures that will be formed in subsequent steps.
- a redistribution layer (RDL) structure 12 is formed over the carrier 10 and the de-bonding layer 11 .
- the RDL structure 12 includes a plurality of polymer layers PM 1 , PM 2 , PM 3 and PM 4 and a plurality of redistribution layers RDL 1 , RDL 2 , RDL 3 and RDL 4 stacked alternately.
- the number of the polymer layers or the redistribution layers is not limited by the disclosure.
- the RDL structure 12 comprises at least three RDL layers.
- the RDL structure 12 is free of substrate.
- the redistribution layer RDL 1 penetrates through the polymer layer PM 1 , and the bottom surface of the redistribution layer RDL 1 and the bottom surface of the polymer layer PM 1 are substantially level with each other, and are in contact with the de-bonding layer 11 .
- the redistribution layer RDL 2 penetrates through the polymer layer PM 2 and is electrically connected to the redistribution layer RDL 1 .
- the redistribution layer RDL 3 penetrates through the polymer layer PM 3 and is electrically connected to the redistribution layer RDL 2 .
- the redistribution layer RDL 4 penetrates through the polymer layer PM 4 and is electrically connected to the redistribution layer RDL 3 .
- the redistribution layer RDL 4 is also referred as pads, and is located in a region for collecting to a die in the subsequently processes.
- the redistribution layer RDL 4 protrudes from the top surface of the polymer layer PM 4 and exposed, that is, the top surface of the redistribution layer RDL 4 is higher than the top surface of the polymer layer PM 4 , but the disclosure is not limited thereto.
- the top surface of the redistribution layer may be substantially level with the top surface of the polymer layer PM 4 .
- the redistribution layers RDL 1 , RDL 2 , RDL 3 and RDL 4 respectively includes a plurality of vias V and a plurality of traces T connected to each other.
- the vias V penetrates through the polymer layers PM 1 , PM 2 , PM 3 and PM 4 to connect the traces T of the redistribution layers RDL 1 , RDL 1 , RDL 3 and RDL 4 , and the traces T are respectively located on the polymer layers PM 1 , PM 2 , PM 3 and PM 4 , and are respectively extending on the top surface of the polymer layers PM 1 , PM 2 , PM 3 and PM 4 .
- the cross-section shape of the via V is inverted trapezoid, but the disclosure is not limited thereto.
- the base angle ⁇ of the via V is an obtuse angle
- the width W 20 of top surface of the via V is larger than the width W 10 of the bottom surface of the via V.
- the top surface of the via V has a larger area than the bottom surface of the via V.
- the cross-section shape of the via V may be square or rectangle, and the base angle ⁇ of the via V is a right angle.
- the polymer layers PM 1 , PM 2 , PM 3 and PM 4 respectively includes a photo-sensitive material such as polybenzoxazole (PBO), polyimide (PI), benzocyclobutene (BCB), a combination thereof or the like.
- the forming methods of the polymer layers PM 1 , PM 2 , PM 3 and PM 4 include suitable fabrication techniques such as spin coating, chemical vapor deposition (CVD), plasma-enhanced chemical vapor deposition (PECVD), lamination or the like.
- the redistribution layers RDL 1 , RDL 2 , RDL 3 and RDL 4 respectively includes conductive materials.
- the conductive material includes metal such as copper, nickel, titanium, a combination thereof or the like, and is formed by an electroplating process.
- the redistribution layers RDL 1 , RDL 2 , RDL 3 and RDL 4 respectively includes a seed layer (not shown) and a metal layer formed thereon (not shown).
- the seed layer may be a metal seed layer such as a copper seed layer.
- the seed layer includes a first metal layer such as a titanium layer and a second metal layer such as a copper layer over the first metal layer.
- the metal layer may be copper or other suitable metals.
- a die 17 is placed over and electrically connected to the RDL structure 12 .
- the die 17 is connected to the redistribution layer RDL 4 of the RDL structure 12 though a plurality of conductive bumps 18 .
- the die 17 may be an application-specific integrated circuit (ASIC) chip, an analog chip, a sensor chip, a wireless and radio frequency chip, a voltage regulator chip or a memory chips.
- ASIC application-specific integrated circuit
- the number of the die 17 shown in FIG. 1B is merely for illustration, and the disclosure is not limited thereto.
- two or more dies 17 may be mounted onto the RDL structure 12 , and the two or more dies 17 may be the same types of dies or the different types of dies.
- the die 17 includes a substrate 13 , a plurality of pads 14 , a passivation layer 15 and a plurality of connectors 16 .
- the pads 14 may be a part of an interconnection structure (not shown) and electrically connected to the integrated circuit devices (not shown) of the die 17 .
- the passivation layer 15 covers a portion of the pads 14 .
- the passivation layer 15 includes an insulating material such as silicon oxide, silicon nitride, polymer, or a combination thereof. A portion of the pads 14 is exposed by the passivation layer 15 and serves as an external connection of the die 17 .
- the connectors 16 are contacted with and electrically connected to the pads 14 not covered by the passivation layer 15 .
- the connector 16 includes solder bumps, gold bumps, copper bumps, copper posts, copper pillars, or the like.
- the die 17 has a first surface 17 a (that is, the top surface) and a second surface 17 b (that is, the bottom surface) opposite to each other.
- the first surface 17 a is a surface of the substrate 13 away from the connectors 16 .
- the second surface 17 b is an active surface 17 b of the die 17 facing the top surface of the RDL structure 12 , in some embodiments, the second surface 17 b includes a portion of the surface of the connectors 16 and a portion of the surface of the passivation layer 15 . That is to say, the RDL structure 12 is located at a front-side (a side close to the connectors 16 ) of the die 17 .
- the top surface of the via V of the RDL structure 12 is relatively closer to the second surface 17 b of the die 17 than the bottom surface of the via V, and the bottom surface of the via V of the RDL structure 12 is relatively farther away from the second surface 17 b of the die 17 than the top surface of the via V.
- the top surface of the via V with a larger area is relatively closer to the active surface 17 b of the die 17 than the bottom surface of the via V.
- the conductive bumps 18 are located between the connectors 16 of the die 17 and the redistribution layer RDL 4 of the RDL structure 12 . In some embodiments, the conductive bumps 18 further covers a portion of sidewalls of the connector 16 and a portion of sidewalls of the RDL 4 . In some embodiments, the conductive bumps 18 are solder bumps, silver balls, copper balls, or any other suitable metallic balls. In some embodiments, a soldering flux (not shown) may be applied onto the conductive bumps 18 for better adhesion.
- an underfill layer 19 is formed to fill the space between the die 17 and the RDL structure 12 , so as to cover the active surface 17 b of the die 17 and a portion of the top surface of the polymer layer PM 4 , and surrounds the connectors 16 , the conductive bumps 18 and the redistribution layer RDL 4 .
- the underfill layer 19 further covers a portion of sidewalls of the die 17 .
- the underfill layer 19 includes polymer such as epoxy.
- an encapsulant 20 is then formed on the RDL structure 12 to encapsulate the sidewalls of the die 17 , the first surface 17 a of the die 17 and the sidewalls of the underfill layer 19 .
- the encapsulant 20 includes a molding compound, a molding underfill, a resin such as epoxy, a combination thereof, or the like.
- the encapsulant 20 includes a photo-sensitive material such as PBO, polyimide, BCB, a combination thereof, or the like, which may be easily patterned by exposure and development processes or laser drilling process.
- the encapsulant 20 includes nitride such as silicon nitride, oxide such as silicon oxide, phosphosilicate glass (PSG), borosilicate glass (BSG), boron-doped phosphosilicate glass (BPSG), a combination thereof, or the like.
- the encapsulant 20 is formed by a suitable fabrication technique such as spin-coating, lamination, deposition, or similar processes.
- the top surface of the encapsulant 20 is higher than or over the first surface 17 a of the die 17 , such that the first surface 17 a of the die 17 is encapsulated by the encapsulant 20 .
- the present disclosure is not limited thereto.
- a protection layer 21 is then formed over the die 17 and the encapsulant 20 .
- the protection layer 21 is a backside film formed at the backside (opposite to the front-side) of the die 17 .
- the protection layer 21 completely covers the top surface of the encapsulant 20 .
- the protection layer 21 is referred as a warpage control layer, and preferably provides a sufficient degree of rigidity to the underlying structure, so as to control the warpage of the underlying structure.
- the protection layer 21 may comprise a single-layer structure or a multi-layer structure.
- the protection layer 21 includes an inorganic material, an organic material, or a combination thereof.
- the inorganic material includes silicon nitride, a low temperature nitride such as aluminum nitride, gallium nitride, aluminum gallium nitride or the like, or a combination thereof.
- the organic dielectric material includes a polymer such as PBO, PI, BCB, ajinomoto buildup film (ABF), solder resist film (SR), or the like, or a combination thereof.
- the protection layer 21 may include any kind of materials, as long as it provides a sufficient degree of rigidity to the underlying structure against warpage and twisting.
- the protection layer 21 is formed by a suitable fabrication technique such as spin-coating, lamination, chemical vapor deposition (CVD), plasma-enhanced chemical vapor deposition (PECVD) or the like, for example.
- CVD chemical vapor deposition
- PECVD plasma-enhanced chemical vapor deposition
- the thickness T 1 of the protection layer 21 ranges from 5 ⁇ m to 100 ⁇ m.
- the de-bonding layer 11 is decomposed under the heat of light, and the carrier 10 is then released from the overlying structure.
- a frame tape (not shown) is attached to the protection layer 21 , and the frame tape is removed after the carrier 10 is released.
- the redistribution layer RDL 1 is exposed for electrical connection in the subsequent process.
- the redistribution layer RDL 1 includes a redistribution layer RDL 1 a and a redistribution layer RDL 1 b .
- the redistribution layer RDL 1 a is also referred as under-ball metallurgy (UBM) layer for ball mounting.
- the redistribution layer RDL 1 b may be micro bump for connecting to an integrated passive device (IPD) 24 in the subsequent process.
- IPD integrated passive device
- a plurality of connectors 23 are formed on and electrically connected to the redistribution layer RDL 1 a of the RDL structure 12 .
- the connectors 23 are referred as conductive terminals.
- the connectors 23 are, for example, solder balls or ball grid array (BGA) balls.
- the material of the connector 23 includes copper, aluminum, lead-free alloys (e.g., gold, tin, silver, aluminum, or copper alloys) or lead alloys (e.g., lead-tin alloys).
- the connectors 23 are placed on the redistribution layer RDL 1 a by a ball mounting process.
- an integrated passive device (IPD) 24 including a plurality of pads 25 is electrically connected to the redistribution layer RDL 1 b through a plurality of conductive bumps 26 therebetween.
- the IPD 24 may be a capacitor, a resistor, an inductor or the like, or a combination thereof.
- the IPD 24 is optionally connected to the RDL structure 12 , and the number of the IPD 24 is not limited to that is shown in FIG. 1F , but may be adjusted according to the design of the product.
- An underfill layer 27 is formed to fill the space between the IPD 24 and the RDL structure 12 .
- the underfill layer 27 covers a portion of the surface of the IPD 24 and a portion of the bottom surface of the RDL structure 12 , and surrounds the pads 15 of the IPD 24 and the conductive bumps 26 .
- the material of the underfill layer 27 is similar to that of the underfill layer 19 , which is not described again.
- the package structure 50 a includes the die 17 , the encapsulant 20 , the RDL structure 12 , the connectors 23 , the IPD 24 and the protection layer 21 .
- the connectors 23 and the IPD 24 are electrically connected to the die 17 through the RDL structure 12 .
- the protection layer 21 is formed for controlling the warpage of the package structure 50 a , that is, the protection layer 21 provides a sufficient degree of rigidity to the package structure 50 a against warpage and twisting.
- the package structure 50 a may be connected to other package components such as a printed circuit board (PCB), a flex PCB, or the like through the connectors 23 .
- PCB printed circuit board
- the encapsulant 20 encapsulates the sidewalls and the first surface 17 a of the die 17 .
- the present disclosure is not limited thereto.
- a grinding or polishing process such as a chemical mechanical polishing (CMP) process is performed to remove a portion of the encapsulant 20 , such that the first surface 17 a of the die 17 is exposed, and an encapsulant 20 a encapsulating the sidewalls of the die 17 is formed.
- CMP chemical mechanical polishing
- the top surface of the encapsulant 20 a is substantially coplanar with the first surface 17 a of the die 17 .
- the package structure 50 b differs from the package structure 50 a in that the top surface of the encapsulant 20 a is substantially level with the first surface 17 a of the die 17 , and the protection layer 21 is in contact with the top surface of the encapsulant 20 a and the first surface 17 a of the die 17 . In some embodiments, the protection layer 21 completely covers the top surface of the encapsulant 20 a and the first surface 17 a of the die 17 .
- the other structural characteristics of the package structure 50 b are similar to those of the package structure 50 a , which is not described again.
- FIG. 3A to FIG. 3H are schematic cross-sectional views illustrating a method of manufacturing a package structure according to a second embodiment of the disclosure.
- the second embodiments differs from the first embodiment in that, a plurality of through integrated fan-out vias (TIVs) 28 are formed aside the die 17 .
- TIVs through integrated fan-out vias
- a RDL structure 12 including polymer layers PM 1 , PM 2 , PM 3 , PM 4 and redistribution layers RDL 1 , RDL 2 , RDL 3 , RDL 4 is formed over a carrier 10 .
- the redistribution layer RDL 4 includes a redistribution layer RDL 4 a and a redistribution layer RDL 4 b .
- the redistribution layer RDL 4 b is located aside and around the redistribution layer RDL 4 a .
- a die 17 is placed on and electrically connected to the redistribution layer RDL 4 a through a plurality of conductive bumps 18 .
- An underfill layer 19 is formed to fill the space between the die 17 and the RDL structure 12 .
- the structural characteristics of the die 17 , the RDL structure 12 , the conductive bumps 18 and the underfill layer 19 are similar to those of the first embodiments, which will not be described again.
- a plurality of TIVs 28 are formed on and electrically connected to the redistribution layer RDL 4 b .
- the TIVs 28 include copper, nickel, solder, alloys thereof, or the like.
- the TIV 28 includes a seed layer and a conductive layer formed thereon (not shown).
- the seed layer is, for example, a titanium or/and copper composited layer.
- the conductive layer is, for example, a copper layer.
- An exemplary forming method of the TIVs 28 includes forming a photoresist layer such as a dry film resist over the carrier 10 .
- the TIVs 28 further include a barrier layer (not shown) under the seed layer to prevent metal diffusion.
- the material of the barrier layer includes, for instance, metal nitride such as titanium nitride, tantalum nitride, or a combination thereof.
- the die 17 is located between and surrounded by the TIVs 28 , that is, the TIVs 28 are aside or around the die 17 .
- the top surface of the TIV 28 is higher than the first surface 17 a of the die 17 , but the disclosure is not limited thereto. In some other embodiments, the top surface of the TIV 28 is substantially level with the first surface 17 a of the die 17 .
- an encapsulant 20 is formed over the RDL structure 12 , so as to encapsulate the sidewalls of the TIVs 28 , the sidewalls and a portion of a surface of the RDL 4 b , the sidewalls of the underfill layer 19 , the sidewalls and the first surface 17 a of the die 17 .
- the material of the encapsulant 20 is substantially the same as that of the first embodiment.
- the encapsulant 20 may be formed by forming an encapsulant material layer over the carrier 10 .
- the encapsulant material layer encapsulates the top surfaces and sidewalls of the die 17 and the TIVs 28 .
- the top surfaces of the TIVs 28 and the top surface of the encapsulant 20 are substantially coplanar and higher than or over the first surface 17 a of the die 17 , but the present disclosure is not limited thereto.
- a protection layer 21 is then formed over the die 17 , the encapsulant 20 and the TIVs 28 .
- the protection layer 21 is referred as a warpage control layer.
- the material and the forming method of the protection layer 21 are similar to those of the first embodiments.
- a portion of the protection layer 21 is removed to form a plurality of openings 29 .
- the removal method includes exposure and development processes, laser drilling process, photolithography and etching processes, or a combination thereof.
- the opening 29 penetrates through the protection layer 21 to expose a portion of the top surface of the TIV 28 .
- the opening 29 is also referred as a recess.
- a plurality of caps 30 are formed in the openings 29 and on the TIVs 28 .
- the caps 30 are formed for protecting the TIVs 28 from oxidation or pollution.
- the cap 30 includes metal, organic material, or a combination thereof.
- the cap 30 includes solder, solder paste adhesive or a combination thereof, and the cap 30 may be formed by dropping solder balls in the openings 29 and then a reflow process is performed.
- the cap 30 includes an organic material, such as an organic solderability preservative (OSP), and the cap 30 is referred as an OSP layer, such as a copper OSP layer.
- OSP organic solderability preservative
- the OSP layer includes benzotriazole, benzimidazoles, or combinations and derivatives thereof.
- the OSP layer is formed by coating, and the OSP coating is applied by immersing the surfaces of the TIVs 28 exposed in the openings 29 in an OSP solution, or spaying an OSP solution on the surfaces of the TIVs 28 exposed in the openings 29 .
- the OSP solution may contain alkylimidazole, benzotriazole, rosin, rosin esters, or benzimidazole compounds.
- the OSP coating is made with phenylimidazole or other imidazole compounds including 2-arylimidazole as the active ingredient.
- the cap 30 is formed within the opening 29 , and the top surface of the cap 30 is lower than the top surface of the protection layer 21 , but the disclosure is not limited thereto. In some other embodiments, the cap 30 may filled up the opening 29 and protrudes from the top surface of the protection layer 21 .
- the cross-section shape of the cap 30 may be inverted trapezoid, inverted trapezoid with a arced base, square, rectangle, semicircular, or any other shape, as long as the cap 30 covers the TIV 28 to protect the TIV 28 from oxidation.
- FIG. 3E and FIG. 3F processes similar to FIG. 1E and FIG. 1F are performed, so as to form a package structure 50 c .
- the de-bonding layer 11 is decomposed under the heat of light, and the carrier 10 is then released from the overlying structure.
- a plurality of connectors 23 are formed on and electrically connected to the redistribution layer RDL 1 a of the RDL structure 12 .
- An IPD 24 is electrically connected to the redistribution layer RDL 1 b through a plurality of conductive bumps 26 .
- the package structure 50 c includes the die 17 , the encapsulant 20 , the TIVs 28 , the RDL structure 12 , the connectors 23 , the IPD 24 and the protection layer 21 .
- the protection layer 21 covers and contacts with the top surface of the encapsulant 20 , and a portion of the top surface of the TIVs 28 .
- the protection layer 21 has a plurality of openings 29 exposing the TIVs 28 , and a plurality of caps 30 are located in the openings 29 to protect the TIVs 28 from oxidation or pollution. That is to say, a portion of the top surface of the TIV 28 is covered by the protection layer 21 , and another portion of the top surface of the TIV 28 is covered by the cap 30 .
- the package structure 50 c is further connected to a package structure 60 to form a package-on-package (PoP) device 70 a.
- PoP package-on-package
- the package structure 60 is provided.
- the package structure 60 may be any kind of package structures according to the functional demand of the PoP device 70 a .
- the package structure 60 includes a package body 61 and a plurality of connectors 62 attached to the package body 61 .
- the connectors 62 are referred as conductive terminals.
- the material and the forming method of the connector 62 are similar to those of the connector 23 of the package structure 50 c .
- the connectors 62 are located at the positions corresponding to the positions of the openings 29 of the package structure 50 c.
- a reflow process is performed at least on the connectors 62 , so that a connector 62 a is formed to connect the package structure 50 c and the package structure 60 .
- the connectors 62 a are in electrical contact with the TIVs 28 .
- the cap 30 is formed of solder, solder paste adhesive or a combination thereof, the cap 30 is melted and fused with the connector 62 during the reflow process, that is, the connector 62 a is formed of the connector 62 and the cap 30 .
- the cap 30 is an OSP layer
- a cleaning process is performed to remove the cap 30 , that is, the connector 62 a is formed of the connector 62 .
- an underfill layer 63 is further formed to fill the space between the package structure 50 c and the package structure 60 and surround the connectors 62 a .
- the PoP device 70 a including the package structure 50 c and the package structure 60 is thus completed, and the package structure 50 c and the package structure 60 are connected through the connectors 62 a .
- the PoP device 70 a as shown in FIG. 3H is just for illustration, and the disclosure is not limited thereto.
- the grinding or polishing process is performed, such that the top surfaces of the TIVs 28 and the first surface 17 a of the die 17 are exposed, and an encapsulant 20 a is formed.
- the TIVs 28 are formed with a top surface higher than the first surface 17 a of the die 17 , a portion of the encapsulant 20 and a portion of the TIVs 28 are removed during the grinding or polishing process.
- the TIVs 28 are formed with a top surface substantially level with the first surface 17 a of the die 17 , a portion of the encapsulant 20 is removed during the grinding or polishing process.
- the top surfaces of the TIVs 28 , the top surface of the encapsulant 20 a and the first surface 17 a of the die are substantially coplanar with each other.
- the protection layer 21 is in contact with the first surface 17 a of the die 17 , the top surface of the TIVs 28 , and the top surface of the encapsulant 20 a .
- the protection layer 21 completely covers the first surface 17 a of the die 17 , the top surface of the TIVs 28 , and the top surface of the encapsulant 20 a.
- a package structure 50 d is then formed through the processes similar to those of FIG. 3C to FIG. 3F .
- the package structure 50 d differs from the package structure 50 c in that the top surfaces of the TIVs 28 , the top surface of the encapsulant 20 a and the first surface 17 a of the die 17 are coplanar with each other, and the protection layer 21 is in contact with the first surface 17 a of the die 17 .
- Other structural characteristics of the package structure 50 d are similar to those of the package structure 50 c .
- the package structure 50 d may further connected to other package structures to form a PoP device.
- FIG. 4B and FIG. 4C processes similar to those of FIG. 3G to FIG. 3H are performed, such that the package structure 50 d is connected to a package structure 60 , and a PoP device 70 b is formed.
- FIG. 5A to FIG. 5B are schematic cross-sectional views illustrating a method of manufacturing a package structure according to a third embodiment of the disclosure.
- the third embodiment differs from the foregoing embodiments in that a protection layer 121 is formed at the back side of the die 17 .
- the protection layer 121 acts as a warpage control layer and a heat spreader.
- the top surface of the encapsulant 20 a and the first surface 17 a of the die 17 form a surface 31 .
- a protection layer 121 is attached to the surface 31 through an adhesive layer 32 .
- the adhesive layer 32 is in contact with the die 17 and the encapsulant 20 a .
- the protection layer 121 is a plate or a sheet, and acts as a warpage control layer for preventing or reducing the warpage of the underlying structure, and also act as a heat spreader conducting heat away from the die 17 .
- the adhesive layer 32 may also help to conduct heat away from the die 17 .
- the protection layer 121 may include single material or composite material, and may be a single-layer structure or a multi-layer structure.
- the protection layer 121 includes a thermally conductive material, and has a thermal conductivity greater than the die 17 and the encapsulant 20 a .
- the protection layer 121 includes a conductive material and is floating, that is to say, the protection layer 121 is not electrically connected to any other layers.
- the protection layer 121 includes a rigid metal (such as copper, steel, or a combination thereof), a ceramic material, a silicon containing material, diamond, or a combination thereof.
- the protection layer 121 is a copper layer, a steel layer, or a diamond film.
- the protection layer 121 includes a composite material composed of a matrix material and fillers.
- the matrix material includes graphite, graphene, a polymer or a combination thereof.
- the fillers include diamond, oxide such as aluminum oxide or silicon oxide, carbide such as silicon carbide, or a combination thereof.
- the material of the protection layer 121 is not limited to those described above, the protection layer 121 may include any material, as long as the protection layer 121 preferably provides a sufficient degree of rigidity to present or reduce the warpage of the underlying structure and also effectively conducts heat away from the die 17 .
- the adhesive layer 32 includes a die attach film (DAF), a thermal interface material (TIM), or a combination thereof.
- the material of the adhesive layer 32 is also thermally conductive, and has a thermal conductivity greater than the die 17 and the encapsulant 20 a .
- the thermal conductivity of the adhesive layer 32 and the thermal conductivity of the protection layer 121 may be the same or different.
- the thermal conductivity of the adhesive layer 32 may be greater or less than the thermal conductivity of the protection layer 121 .
- the thickness T 2 of the protection layer 121 ranges from 30 ⁇ m to 400 ⁇ m.
- the thickness T 2 of the protection layer 121 is dependent on the material thereof. In some embodiments in which the protection layer 121 is a diamond film, the thickness T 2 of the protection layer 121 may be less than 30 ⁇ m.
- the width W 1 of the protection layer 121 is substantially the same as the width W 2 of the surface 31 .
- the first surface 17 a of the die 17 and the top surface of the encapsulant 20 a are covered by the protection layer 121 .
- the first surface 17 a of the die 17 and the top surface of the encapsulant 20 a are completely covered by the protection layer 121 .
- the width W 1 of the protection layer 121 is less than the width W 2 of the surface 31 , and greater than the width W 3 of the die 17 . That is, the first surface 17 a of the die 17 and a portion of the top surface of the encapsulant 20 a are covered by the protection layer 121 .
- the width W 1 of the protection layer 121 may be substantially the same as or slightly less than the width W 3 of the first surface 17 a of the die 17 , thus the first surface 17 a of the die 17 is covered or partially covered by the protection layer 121 . That is to say, the thickness T 2 and the width W 1 of the protection layer 121 may be adjusted, as long as the protection layer 121 provides the properties necessary to achieve the objectives of the present disclosure.
- FIG. 5A and FIG. 5B thereafter, processes similar to those of FIG. 1E to FIG. 1F are performed, such that the carrier 10 is released with the de-bonding layer 11 decomposed under the heat of light. Thereafter, a plurality of connectors 23 are electrically connected to the redistribution layer RDL 1 a of the RDL structure 12 . An IPD 24 is electrically connected to the redistribution layer RDL 1 b through a plurality of conductive bumps 26 .
- the package structure 50 e includes the die 17 , the encapsulant 20 a , the RDL structure 12 , the connectors 23 , the IPD 24 , and the protection layer 121 .
- the protection layer 121 is used for controlling the warpage of the package structure 50 e and for spreading the heat of the die 17 .
- the other structural characteristics are similar to those of the package structure 50 b.
- FIG. 6A to FIG. 6D are schematic cross-sectional views illustrating a method of manufacturing a package structure according to a fourth embodiment of the disclosure.
- the forth embodiment differs from the third embodiment in that a plurality of TIVs 28 are formed aside the die 17 .
- a protection layer 121 is attached to the die 17 and the encapsulant 20 a through an adhesive layer 32 .
- the protection layer 121 covers the first surface 17 a of the die 17 and a portion of the top surface of the encapsulant 20 a .
- the TIVs 28 are not covered by the protection layer 121 , and exposed.
- the protection layer 121 only covers or partially covers the first surface 17 a of the die 17 , and does not cover the top surface of the encapsulant 20 a and the TIV 28 .
- the material of the protection layer 121 and the material of the adhesive layer 32 are substantially the same as those of the third embodiment.
- a plurality of caps 30 are formed on the TIVs 28 to at least cover the top surfaces of the TIVs 28 .
- the top surface of the TIV 28 is completely covered by the cap 30 .
- the top surface of the TIV 28 and a portion of the top surface of the encapsulant 20 a are covered by the cap 30 .
- the material, forming method and the properties of the cap 30 are similar to those of the second embodiment.
- the cross-section shape of the cap 30 may be semicircular, arc-shaped, square, rectangle, trapezoid, or a combination thereof.
- the cap 30 may be any shape, as long as the TIV 28 is covered and protected from oxidation or pollution.
- the carrier 10 is released with the de-bonding layer 11 decomposed under the heat of light. Thereafter, a plurality of connectors 23 are electrically connected to the redistribution layer RDL 1 a of the RDL structure 12 .
- An IPD 24 is electrically connected to the redistribution layer RDL 1 b through a plurality of conductive bumps 26 .
- the package structure 50 f includes the die 17 , the encapsulant 20 a , the TIVs 28 , the RDL structure 12 , the connectors 23 , the IPD 24 and the protection layer 121 .
- the TIVs 28 are covered by the caps 30 .
- the TIVs 28 are covered to be protected from oxidation or pollution.
- the protection layer 121 is used for controlling the warpage of the package structure 50 f and spreading the heat of the die 17 .
- the package structure 50 f may further coupled to other package structures to form a PoP device.
- a package structure 60 including a package body 61 and a plurality of connectors 62 is provided, thereafter a reflow process is performed, such that a connector 62 a is formed to connect the package structure 50 f and the package structure 60 .
- the connector 62 a may be formed of the connector 62 or formed of the connector 62 and the cap 30 , the forming method of the connector 62 a is similar to that of the second embodiment as shown in FIG. 3G to FIG. 3H .
- an underfill layer 63 is formed to fill the space between the package structure 50 f and the package structure 60 , and a PoP device 70 c is thus completed.
- the package structure 50 c / 50 d / 50 f is connected to the package structure 60 , so as to form a PoP device 70 a / 70 b / 70 c , however, the number of the package structures that may be coupled to the package structure 50 c / 50 d / 50 f is not limited thereto. In some other embodiments, more than one package structures are connected to the package structure 50 c / 50 d / 50 f , and IPDs may also be coupled to the package structure 50 c / 50 d / 50 f . For the sake of brevity, the package structure 50 c is taken for example.
- a PoP device 70 d comprising a package structure 50 c , a package structure 61 and a package structure 64 is formed.
- the package structure 50 c includes a plurality of TIVs 28 .
- the TIVs 28 includes a plurality of TIVs 28 a and a plurality of TIVs 28 b .
- the TIVs 28 a are aside and around the die 17 .
- the TIVs 28 b are aside the TIVs 28 a and relatively farther away from the die 17 than the TIVs 28 a , that is to say, no die is surrounded by the TIVs 28 b , but the disclosure is not limited thereto.
- the package structure 61 is electrically coupled to the package structure 50 c through the connectors 62 a .
- a package structure 64 is electrically coupled to the package structure 50 c though the connectors 65 by a similar method as described in the processes of FIG. 3G to FIG. 3H .
- the package structure 61 and the package structure 64 may be the same types or different types of package structures.
- the package structure 61 is connected to the TIVs 28 a of the package structure 50 c
- the package structure 64 is connected to the TIVs 28 b of the package structure 50 c.
- an IPD 66 is further electrically coupled to the package structure 50 c through a plurality of connectors 67 , and a PoP device 70 e is thus completed.
- the IPD 66 may be a capacitor, a resistor, an inductor or the like, or a combination thereof.
- the TIVs 28 includes a plurality of TIVs 28 c between the TIVs 28 a and the TIVs 28 b .
- the package structure 61 is connected to the TIVs 28 a .
- the package structure 64 is connected to the TIVs 28 b .
- the IPD 66 is connected to the TIVs 28 c .
- the IPD 66 is located between the package structure 61 and the package structure 64 , but the disclosure is not limited thereto.
- a protection layer is formed at the backside of the die.
- the protection layer acts as a warpage control layer to control warpage of the package structure.
- the protection layer also acts as a heat spreader of the die.
- a package structure includes a die, a TIV, an encapsulant, a RDL structure, an underfill layer, a protection layer, and a cap.
- the TIV is aside the die.
- the encapsulant laterally encapsulates the die and the TIV.
- the RDL structure is electrically connected to the die.
- the underfill layer is disposed between the die and the RDL structure and laterally encapsulated by the encapsulant.
- the protection layer is overlying the die and the encapsulant.
- the cap covers a top surface of the TIV and laterally aside the protection layer. A top surface of the cap is higher than a top surface of the encapsulant and lower than a top surface of the protection layer.
- a package structure includes a RDL structure, a die, a TIV, an encapsulant, a warpage controlling layer and a cap.
- the die is electrically bonded to the RDL structure through a plurality of conductive bumps.
- the TIV is aside the die and landing on a top conductive RDL of the RDL structure.
- the encapsulant encapsulates sidewalls of the die, the TIV and the top conductive RDL.
- the warpage controlling layer covers the die and the encapsulant.
- the cap is laterally aside the warpage controlling layer and covers the TIV.
- a top surface of the cap is located at a level height between a top surface of the encapsulant and a top surface of the warpage controlling layer.
- a method of forming a package structure includes the following processes.
- a first package structure is formed by the following processes: forming a RDL structure; electrically bonding a die to the RDL structure; forming a TIV on the RDL structure and laterally aside the die; forming an encapsulant to laterally encapsulate the TIV and the die; forming a protection layer over the encapsulant and the die; and forming a cap on the TIV and laterally aside the protection layer.
- the cap is removed from the first package structure, and the first package structure is connected to the second package structure.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Geometry (AREA)
- Mechanical Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
Description
- This application is a continuation application of and claims the priority benefit of a prior application Ser. No. 15/806,342, filed on Nov. 8, 2017, now allowed. The entirety of each of the above-mentioned patent applications is hereby incorporated by reference herein and made a part of this specification.
- The semiconductor industry has experienced rapid growth due to continuous improvements in the integration density of various electronic components (i.e., transistors, diodes, resistors, capacitors, etc.). For the most part, this improvement in integration density has come from continuous reductions in minimum feature size, which allows more of the smaller components to be integrated into a given area. These smaller electronic components also demand smaller packages that utilize less area than previous packages. Some smaller types of packages for semiconductor components include quad flat packages (QFPs), pin grid array (PGA) packages, ball grid array (BGA) packages, flip chips (FC), three-dimensional integrated circuits (3DICs), wafer level packages (WLPs), and package on package (PoP) devices and so on.
- Currently, integrated fan-out packages are becoming increasingly popular for their compactness.
-
FIG. 1A toFIG. 1F are schematic cross-sectional views illustrating a method of manufacturing a package structure according to a first embodiment of the disclosure. -
FIG. 2A toFIG. 2B are schematic cross-sectional views illustrating a method of manufacturing a package structure according to some embodiments of the disclosure. -
FIG. 3A toFIG. 3H are schematic cross-sectional views illustrating a method of manufacturing a package structure according to a second embodiment of the disclosure. -
FIG. 4A toFIG. 4C are schematic cross-sectional views illustrating a method of manufacturing a package structure according to some embodiments of the disclosure. -
FIG. 5A toFIG. 5B are schematic cross-sectional views illustrating a method of manufacturing a package structure according to a third embodiment of the disclosure. -
FIG. 6A toFIG. 6D are schematic cross-sectional views illustrating a method of manufacturing a package structure according to a fourth embodiment of the disclosure. -
FIG. 7 andFIG. 8 respectively illustrate a PoP device according to some embodiments of the disclosure. - The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a second feature over or on a first feature in the description that follows may include embodiments in which the second and first features are formed in direct contact, and may also include embodiments in which additional features may be formed between the second and first features, such that the second and first features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- Further, spatially relative terms, such as “beneath”, “below”, “lower”, “on”, “above”, “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the FIG.s. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the FIG.s. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- Other features and processes may also be included. For example, testing structures may be included to aid in the verification testing of the 3D packaging or 3DIC devices. The testing structures may include, for example, test pads formed in a redistribution layer or on a substrate that allows the testing of the 3D packaging or 3DIC, the use of probes and/or probe cards, and the like. The verification testing may be performed on intermediate structures as well as the final structure. Additionally, the structures and methods disclosed herein may be used in conjunction with testing methodologies that incorporate intermediate verification of known good dies to increase the yield and decrease costs.
-
FIG. 1A toFIG. 1F are schematic cross-sectional views illustrating a method of manufacturing a package structure according to a first embodiment of the disclosure. - Referring to
FIG. 1A , acarrier 10 is provided. Thecarrier 10 may be a glass carrier, a ceramic carrier, or the like. Ade-bonding layer 11 is formed on thecarrier 10 by, for example, a spin coating method. In some embodiments, thede-bonding layer 11 may be formed of an adhesive such as an Ultra-Violet (UV) glue, a Light-to-Heat Conversion (LTHC) glue, or the like, or other types of adhesives. The de-bondinglayer 11 is decomposable under the heat of light to thereby release thecarrier 10 from the overlying structures that will be formed in subsequent steps. - A redistribution layer (RDL)
structure 12 is formed over thecarrier 10 and thede-bonding layer 11. In some embodiments, theRDL structure 12 includes a plurality of polymer layers PM1, PM2, PM3 and PM4 and a plurality of redistribution layers RDL1, RDL2, RDL3 and RDL4 stacked alternately. The number of the polymer layers or the redistribution layers is not limited by the disclosure. In some embodiments, theRDL structure 12 comprises at least three RDL layers. In some embodiments, theRDL structure 12 is free of substrate. - In some embodiments, the redistribution layer RDL1 penetrates through the polymer layer PM1, and the bottom surface of the redistribution layer RDL1 and the bottom surface of the polymer layer PM1 are substantially level with each other, and are in contact with the
de-bonding layer 11. The redistribution layer RDL2 penetrates through the polymer layer PM2 and is electrically connected to the redistribution layer RDL1. The redistribution layer RDL3 penetrates through the polymer layer PM3 and is electrically connected to the redistribution layer RDL2. The redistribution layer RDL4 penetrates through the polymer layer PM4 and is electrically connected to the redistribution layer RDL3. - In some embodiments, the redistribution layer RDL4 is also referred as pads, and is located in a region for collecting to a die in the subsequently processes. In some embodiments, the redistribution layer RDL4 protrudes from the top surface of the polymer layer PM4 and exposed, that is, the top surface of the redistribution layer RDL4 is higher than the top surface of the polymer layer PM4, but the disclosure is not limited thereto. In some other embodiments, the top surface of the redistribution layer may be substantially level with the top surface of the polymer layer PM4.
- In some embodiments, the redistribution layers RDL1, RDL2, RDL3 and RDL4 respectively includes a plurality of vias V and a plurality of traces T connected to each other. The vias V penetrates through the polymer layers PM1, PM2, PM3 and PM4 to connect the traces T of the redistribution layers RDL1, RDL1, RDL3 and
RDL 4, and the traces T are respectively located on the polymer layers PM1, PM2, PM3 andPM 4, and are respectively extending on the top surface of the polymer layers PM1, PM2, PM3 and PM4. - Referring to the enlarged view of the via V and the trace T in
FIG. 1A , in some embodiments, the cross-section shape of the via V is inverted trapezoid, but the disclosure is not limited thereto. In some embodiments, the base angle θ of the via V is an obtuse angle, and the width W20 of top surface of the via V is larger than the width W10 of the bottom surface of the via V. In some embodiments, the top surface of the via V has a larger area than the bottom surface of the via V. In some other embodiments, the cross-section shape of the via V may be square or rectangle, and the base angle θ of the via V is a right angle. - In some embodiments, the polymer layers PM1, PM2, PM3 and PM4 respectively includes a photo-sensitive material such as polybenzoxazole (PBO), polyimide (PI), benzocyclobutene (BCB), a combination thereof or the like. The forming methods of the polymer layers PM1, PM2, PM3 and PM4 include suitable fabrication techniques such as spin coating, chemical vapor deposition (CVD), plasma-enhanced chemical vapor deposition (PECVD), lamination or the like. In some embodiments, the redistribution layers RDL1, RDL2, RDL3 and RDL4 respectively includes conductive materials. The conductive material includes metal such as copper, nickel, titanium, a combination thereof or the like, and is formed by an electroplating process. In some embodiments, the redistribution layers RDL1, RDL2, RDL3 and RDL4 respectively includes a seed layer (not shown) and a metal layer formed thereon (not shown). The seed layer may be a metal seed layer such as a copper seed layer. In some embodiments, the seed layer includes a first metal layer such as a titanium layer and a second metal layer such as a copper layer over the first metal layer. The metal layer may be copper or other suitable metals.
- Referring to
FIG. 1B , adie 17 is placed over and electrically connected to theRDL structure 12. Specifically, thedie 17 is connected to the redistribution layer RDL4 of theRDL structure 12 though a plurality ofconductive bumps 18. The die 17 may be an application-specific integrated circuit (ASIC) chip, an analog chip, a sensor chip, a wireless and radio frequency chip, a voltage regulator chip or a memory chips. The number of the die 17 shown inFIG. 1B is merely for illustration, and the disclosure is not limited thereto. In some embodiments, two or more dies 17 may be mounted onto theRDL structure 12, and the two or more dies 17 may be the same types of dies or the different types of dies. - In some embodiments, the
die 17 includes asubstrate 13, a plurality ofpads 14, apassivation layer 15 and a plurality ofconnectors 16. Thepads 14 may be a part of an interconnection structure (not shown) and electrically connected to the integrated circuit devices (not shown) of thedie 17. Thepassivation layer 15 covers a portion of thepads 14. Thepassivation layer 15 includes an insulating material such as silicon oxide, silicon nitride, polymer, or a combination thereof. A portion of thepads 14 is exposed by thepassivation layer 15 and serves as an external connection of thedie 17. Theconnectors 16 are contacted with and electrically connected to thepads 14 not covered by thepassivation layer 15. Theconnector 16 includes solder bumps, gold bumps, copper bumps, copper posts, copper pillars, or the like. - The
die 17 has afirst surface 17 a (that is, the top surface) and asecond surface 17 b (that is, the bottom surface) opposite to each other. In some embodiments, thefirst surface 17 a is a surface of thesubstrate 13 away from theconnectors 16. Thesecond surface 17 b is anactive surface 17 b of the die 17 facing the top surface of theRDL structure 12, in some embodiments, thesecond surface 17 b includes a portion of the surface of theconnectors 16 and a portion of the surface of thepassivation layer 15. That is to say, theRDL structure 12 is located at a front-side (a side close to the connectors 16) of thedie 17. In some embodiments, the top surface of the via V of theRDL structure 12 is relatively closer to thesecond surface 17 b of the die 17 than the bottom surface of the via V, and the bottom surface of the via V of theRDL structure 12 is relatively farther away from thesecond surface 17 b of the die 17 than the top surface of the via V. In other word, in some embodiments, the top surface of the via V with a larger area is relatively closer to theactive surface 17 b of the die 17 than the bottom surface of the via V. - Still referring to
FIG. 1B , theconductive bumps 18 are located between theconnectors 16 of thedie 17 and the redistribution layer RDL4 of theRDL structure 12. In some embodiments, theconductive bumps 18 further covers a portion of sidewalls of theconnector 16 and a portion of sidewalls of the RDL4. In some embodiments, theconductive bumps 18 are solder bumps, silver balls, copper balls, or any other suitable metallic balls. In some embodiments, a soldering flux (not shown) may be applied onto theconductive bumps 18 for better adhesion. In some embodiments, after thedie 17 is connected to theRDL structure 12, anunderfill layer 19 is formed to fill the space between the die 17 and theRDL structure 12, so as to cover theactive surface 17 b of thedie 17 and a portion of the top surface of the polymer layer PM4, and surrounds theconnectors 16, theconductive bumps 18 and the redistribution layer RDL4. In some embodiments, theunderfill layer 19 further covers a portion of sidewalls of thedie 17. In some embodiments, theunderfill layer 19 includes polymer such as epoxy. - Referring to
FIG. 1C , anencapsulant 20 is then formed on theRDL structure 12 to encapsulate the sidewalls of the die 17, thefirst surface 17 a of thedie 17 and the sidewalls of theunderfill layer 19. In some embodiments, theencapsulant 20 includes a molding compound, a molding underfill, a resin such as epoxy, a combination thereof, or the like. In some other embodiments, theencapsulant 20 includes a photo-sensitive material such as PBO, polyimide, BCB, a combination thereof, or the like, which may be easily patterned by exposure and development processes or laser drilling process. In alternative embodiments, theencapsulant 20 includes nitride such as silicon nitride, oxide such as silicon oxide, phosphosilicate glass (PSG), borosilicate glass (BSG), boron-doped phosphosilicate glass (BPSG), a combination thereof, or the like. Theencapsulant 20 is formed by a suitable fabrication technique such as spin-coating, lamination, deposition, or similar processes. In some embodiments, the top surface of theencapsulant 20 is higher than or over thefirst surface 17 a of the die 17, such that thefirst surface 17 a of the die 17 is encapsulated by theencapsulant 20. However, the present disclosure is not limited thereto. - Referring to
FIG. 1D , in some embodiments, aprotection layer 21 is then formed over thedie 17 and theencapsulant 20. In other words, theprotection layer 21 is a backside film formed at the backside (opposite to the front-side) of thedie 17. In some embodiments, theprotection layer 21 completely covers the top surface of theencapsulant 20. In some embodiments, theprotection layer 21 is referred as a warpage control layer, and preferably provides a sufficient degree of rigidity to the underlying structure, so as to control the warpage of the underlying structure. Theprotection layer 21 may comprise a single-layer structure or a multi-layer structure. In some embodiments, theprotection layer 21 includes an inorganic material, an organic material, or a combination thereof. The inorganic material includes silicon nitride, a low temperature nitride such as aluminum nitride, gallium nitride, aluminum gallium nitride or the like, or a combination thereof. The organic dielectric material includes a polymer such as PBO, PI, BCB, ajinomoto buildup film (ABF), solder resist film (SR), or the like, or a combination thereof. However, the present disclosure is not limited thereto, theprotection layer 21 may include any kind of materials, as long as it provides a sufficient degree of rigidity to the underlying structure against warpage and twisting. Theprotection layer 21 is formed by a suitable fabrication technique such as spin-coating, lamination, chemical vapor deposition (CVD), plasma-enhanced chemical vapor deposition (PECVD) or the like, for example. In some embodiments, the thickness T1 of theprotection layer 21 ranges from 5 μm to 100 μm. - Referring to
FIG. 1E , thede-bonding layer 11 is decomposed under the heat of light, and thecarrier 10 is then released from the overlying structure. In some embodiments, before thecarrier 10 is released, a frame tape (not shown) is attached to theprotection layer 21, and the frame tape is removed after thecarrier 10 is released. Thereafter, the redistribution layer RDL1 is exposed for electrical connection in the subsequent process. In some embodiments, the redistribution layer RDL1 includes a redistribution layer RDL1 a and a redistribution layer RDL1 b. The redistribution layer RDL1 a is also referred as under-ball metallurgy (UBM) layer for ball mounting. The redistribution layer RDL1 b may be micro bump for connecting to an integrated passive device (IPD) 24 in the subsequent process. - Referring to
FIG. 1E andFIG. 1F , a plurality ofconnectors 23 are formed on and electrically connected to the redistribution layer RDL1 a of theRDL structure 12. In some embodiments, theconnectors 23 are referred as conductive terminals. In some embodiments, theconnectors 23 are, for example, solder balls or ball grid array (BGA) balls. In some embodiments, the material of theconnector 23 includes copper, aluminum, lead-free alloys (e.g., gold, tin, silver, aluminum, or copper alloys) or lead alloys (e.g., lead-tin alloys). In some embodiments, theconnectors 23 are placed on the redistribution layer RDL1 a by a ball mounting process. - Still referring to
FIG. 1F , in some embodiments, an integrated passive device (IPD) 24 including a plurality ofpads 25 is electrically connected to the redistribution layer RDL1 b through a plurality ofconductive bumps 26 therebetween. TheIPD 24 may be a capacitor, a resistor, an inductor or the like, or a combination thereof. TheIPD 24 is optionally connected to theRDL structure 12, and the number of theIPD 24 is not limited to that is shown inFIG. 1F , but may be adjusted according to the design of the product. Anunderfill layer 27 is formed to fill the space between theIPD 24 and theRDL structure 12. Theunderfill layer 27 covers a portion of the surface of theIPD 24 and a portion of the bottom surface of theRDL structure 12, and surrounds thepads 15 of theIPD 24 and the conductive bumps 26. The material of theunderfill layer 27 is similar to that of theunderfill layer 19, which is not described again. - Still referring to
FIG. 1F , apackage structure 50 a is thus completed. Thepackage structure 50 a includes the die 17, theencapsulant 20, theRDL structure 12, theconnectors 23, theIPD 24 and theprotection layer 21. Theconnectors 23 and theIPD 24 are electrically connected to the die 17 through theRDL structure 12. Theprotection layer 21 is formed for controlling the warpage of thepackage structure 50 a, that is, theprotection layer 21 provides a sufficient degree of rigidity to thepackage structure 50 a against warpage and twisting. Thereafter, thepackage structure 50 a may be connected to other package components such as a printed circuit board (PCB), a flex PCB, or the like through theconnectors 23. - In the
package structure 50 a, theencapsulant 20 encapsulates the sidewalls and thefirst surface 17 a of thedie 17. However, the present disclosure is not limited thereto. - Referring to
FIG. 2A , processes similar to those ofFIGS. 1A to 1C are performed, in some embodiments, after theencapsulant 20 is formed as shown inFIG. 1C , a grinding or polishing process such as a chemical mechanical polishing (CMP) process is performed to remove a portion of theencapsulant 20, such that thefirst surface 17 a of the die 17 is exposed, and an encapsulant 20 a encapsulating the sidewalls of the die 17 is formed. In some embodiments, the top surface of the encapsulant 20 a is substantially coplanar with thefirst surface 17 a of thedie 17. - Referring to
FIG. 2B , after the encapsulant 20 a is formed, processes similar to those ofFIG. 1D toFIG. 1F are performed subsequently, so as to form apackage structure 50 b. Thepackage structure 50 b differs from thepackage structure 50 a in that the top surface of the encapsulant 20 a is substantially level with thefirst surface 17 a of the die 17, and theprotection layer 21 is in contact with the top surface of the encapsulant 20 a and thefirst surface 17 a of thedie 17. In some embodiments, theprotection layer 21 completely covers the top surface of the encapsulant 20 a and thefirst surface 17 a of thedie 17. The other structural characteristics of thepackage structure 50 b are similar to those of thepackage structure 50 a, which is not described again. -
FIG. 3A toFIG. 3H are schematic cross-sectional views illustrating a method of manufacturing a package structure according to a second embodiment of the disclosure. The second embodiments differs from the first embodiment in that, a plurality of through integrated fan-out vias (TIVs) 28 are formed aside thedie 17. - Referring to
FIG. 3A , similar to the processes ofFIGS. 2A and 2B , aRDL structure 12 including polymer layers PM1, PM2, PM3, PM4 and redistribution layers RDL1, RDL2, RDL3, RDL4 is formed over acarrier 10. In some embodiments, the redistribution layer RDL4 includes a redistribution layer RDL4 a and a redistribution layer RDL4 b. The redistribution layer RDL4 b is located aside and around the redistribution layer RDL4 a. A die 17 is placed on and electrically connected to the redistribution layer RDL4 a through a plurality ofconductive bumps 18. Anunderfill layer 19 is formed to fill the space between the die 17 and theRDL structure 12. The structural characteristics of the die 17, theRDL structure 12, theconductive bumps 18 and theunderfill layer 19 are similar to those of the first embodiments, which will not be described again. - A plurality of
TIVs 28 are formed on and electrically connected to the redistribution layer RDL4 b. In some embodiments, theTIVs 28 include copper, nickel, solder, alloys thereof, or the like. In some embodiments, theTIV 28 includes a seed layer and a conductive layer formed thereon (not shown). The seed layer is, for example, a titanium or/and copper composited layer. The conductive layer is, for example, a copper layer. An exemplary forming method of theTIVs 28 includes forming a photoresist layer such as a dry film resist over thecarrier 10. Thereafter, openings are formed in the photoresist layer, the openings exposes a portion of the top surface of the redistribution layer RDL4 b, and theTIVs 28 are then formed in the openings by electroplating. In some other embodiments, theTIVs 28 further include a barrier layer (not shown) under the seed layer to prevent metal diffusion. The material of the barrier layer includes, for instance, metal nitride such as titanium nitride, tantalum nitride, or a combination thereof. - Still referring to
FIG. 3A , thedie 17 is located between and surrounded by theTIVs 28, that is, theTIVs 28 are aside or around thedie 17. In some embodiments, the top surface of theTIV 28 is higher than thefirst surface 17 a of the die 17, but the disclosure is not limited thereto. In some other embodiments, the top surface of theTIV 28 is substantially level with thefirst surface 17 a of thedie 17. - Referring to
FIG. 3B , anencapsulant 20 is formed over theRDL structure 12, so as to encapsulate the sidewalls of theTIVs 28, the sidewalls and a portion of a surface of the RDL4 b, the sidewalls of theunderfill layer 19, the sidewalls and thefirst surface 17 a of thedie 17. The material of theencapsulant 20 is substantially the same as that of the first embodiment. Theencapsulant 20 may be formed by forming an encapsulant material layer over thecarrier 10. The encapsulant material layer encapsulates the top surfaces and sidewalls of thedie 17 and theTIVs 28. Thereafter, a grinding or polishing process is performed to remove a portion of the encapsulant material layer, such that the top surfaces of theTIVs 28 are exposed. In some embodiments, the top surfaces of theTIVs 28 and the top surface of theencapsulant 20 are substantially coplanar and higher than or over thefirst surface 17 a of the die 17, but the present disclosure is not limited thereto. - Referring to
FIG. 3B andFIG. 3C , aprotection layer 21 is then formed over the die 17, theencapsulant 20 and theTIVs 28. In some embodiments, theprotection layer 21 is referred as a warpage control layer. The material and the forming method of theprotection layer 21 are similar to those of the first embodiments. - Referring to
FIG. 3C andFIG. 3D , a portion of theprotection layer 21 is removed to form a plurality ofopenings 29. The removal method includes exposure and development processes, laser drilling process, photolithography and etching processes, or a combination thereof. Theopening 29 penetrates through theprotection layer 21 to expose a portion of the top surface of theTIV 28. Theopening 29 is also referred as a recess. - Still referring to
FIG. 3D , thereafter, a plurality ofcaps 30 are formed in theopenings 29 and on theTIVs 28. In some embodiments, thecaps 30 are formed for protecting theTIVs 28 from oxidation or pollution. Thecap 30 includes metal, organic material, or a combination thereof. In some embodiments, thecap 30 includes solder, solder paste adhesive or a combination thereof, and thecap 30 may be formed by dropping solder balls in theopenings 29 and then a reflow process is performed. In some other embodiments, thecap 30 includes an organic material, such as an organic solderability preservative (OSP), and thecap 30 is referred as an OSP layer, such as a copper OSP layer. In some embodiments, the OSP layer includes benzotriazole, benzimidazoles, or combinations and derivatives thereof. In some embodiments, the OSP layer is formed by coating, and the OSP coating is applied by immersing the surfaces of theTIVs 28 exposed in theopenings 29 in an OSP solution, or spaying an OSP solution on the surfaces of theTIVs 28 exposed in theopenings 29. The OSP solution may contain alkylimidazole, benzotriazole, rosin, rosin esters, or benzimidazole compounds. Alternatively, the OSP coating is made with phenylimidazole or other imidazole compounds including 2-arylimidazole as the active ingredient. - In some embodiments, the
cap 30 is formed within theopening 29, and the top surface of thecap 30 is lower than the top surface of theprotection layer 21, but the disclosure is not limited thereto. In some other embodiments, thecap 30 may filled up theopening 29 and protrudes from the top surface of theprotection layer 21. The cross-section shape of thecap 30 may be inverted trapezoid, inverted trapezoid with a arced base, square, rectangle, semicircular, or any other shape, as long as thecap 30 covers theTIV 28 to protect theTIV 28 from oxidation. - Referring to
FIG. 3E andFIG. 3F , processes similar toFIG. 1E andFIG. 1F are performed, so as to form apackage structure 50 c. Thede-bonding layer 11 is decomposed under the heat of light, and thecarrier 10 is then released from the overlying structure. Thereafter, a plurality ofconnectors 23 are formed on and electrically connected to the redistribution layer RDL1 a of theRDL structure 12. AnIPD 24 is electrically connected to the redistribution layer RDL1 b through a plurality ofconductive bumps 26. - Referring to
FIG. 3F , thepackage structure 50 c is thus completed. Thepackage structure 50 c includes the die 17, theencapsulant 20, theTIVs 28, theRDL structure 12, theconnectors 23, theIPD 24 and theprotection layer 21. Theprotection layer 21 covers and contacts with the top surface of theencapsulant 20, and a portion of the top surface of theTIVs 28. Theprotection layer 21 has a plurality ofopenings 29 exposing theTIVs 28, and a plurality ofcaps 30 are located in theopenings 29 to protect theTIVs 28 from oxidation or pollution. That is to say, a portion of the top surface of theTIV 28 is covered by theprotection layer 21, and another portion of the top surface of theTIV 28 is covered by thecap 30. - Referring to
FIG. 3G andFIG. 3H , in some embodiments, thepackage structure 50 c is further connected to apackage structure 60 to form a package-on-package (PoP) device 70 a. - Referring to
FIG. 3G , thepackage structure 60 is provided. Thepackage structure 60 may be any kind of package structures according to the functional demand of the PoP device 70 a. In some embodiments, thepackage structure 60 includes apackage body 61 and a plurality ofconnectors 62 attached to thepackage body 61. In some embodiments, theconnectors 62 are referred as conductive terminals. The material and the forming method of theconnector 62 are similar to those of theconnector 23 of thepackage structure 50 c. In some embodiments, theconnectors 62 are located at the positions corresponding to the positions of theopenings 29 of thepackage structure 50 c. - Referring to
FIG. 3G andFIG. 3H , a reflow process is performed at least on theconnectors 62, so that aconnector 62 a is formed to connect thepackage structure 50 c and thepackage structure 60. Theconnectors 62 a are in electrical contact with theTIVs 28. In some embodiments in which thecap 30 is formed of solder, solder paste adhesive or a combination thereof, thecap 30 is melted and fused with theconnector 62 during the reflow process, that is, theconnector 62 a is formed of theconnector 62 and thecap 30. In some embodiments in which thecap 30 is an OSP layer, before the reflow process is performed, a cleaning process is performed to remove thecap 30, that is, theconnector 62 a is formed of theconnector 62. - Referring to
FIG. 3H , in some embodiments, anunderfill layer 63 is further formed to fill the space between thepackage structure 50 c and thepackage structure 60 and surround theconnectors 62 a. The PoP device 70 a including thepackage structure 50 c and thepackage structure 60 is thus completed, and thepackage structure 50 c and thepackage structure 60 are connected through theconnectors 62 a. The PoP device 70 a as shown inFIG. 3H is just for illustration, and the disclosure is not limited thereto. - Referring to
FIG. 3B ,FIG. 4A andFIG. 4B , in some other embodiments, after theencapsulant 20 is formed as shown inFIG. 3B , the grinding or polishing process is performed, such that the top surfaces of theTIVs 28 and thefirst surface 17 a of the die 17 are exposed, and an encapsulant 20 a is formed. In some embodiments in which theTIVs 28 are formed with a top surface higher than thefirst surface 17 a of the die 17, a portion of theencapsulant 20 and a portion of theTIVs 28 are removed during the grinding or polishing process. In some embodiments in which theTIVs 28 are formed with a top surface substantially level with thefirst surface 17 a of the die 17, a portion of theencapsulant 20 is removed during the grinding or polishing process. In some embodiments, the top surfaces of theTIVs 28, the top surface of the encapsulant 20 a and thefirst surface 17 a of the die are substantially coplanar with each other. In other words, theprotection layer 21 is in contact with thefirst surface 17 a of the die 17, the top surface of theTIVs 28, and the top surface of the encapsulant 20 a. In some embodiments, theprotection layer 21 completely covers thefirst surface 17 a of the die 17, the top surface of theTIVs 28, and the top surface of the encapsulant 20 a. - Referring to
FIG. 4B , apackage structure 50 d is then formed through the processes similar to those ofFIG. 3C toFIG. 3F . - Referring to
FIG. 3F andFIG. 4B , thepackage structure 50 d differs from thepackage structure 50 c in that the top surfaces of theTIVs 28, the top surface of the encapsulant 20 a and thefirst surface 17 a of the die 17 are coplanar with each other, and theprotection layer 21 is in contact with thefirst surface 17 a of thedie 17. Other structural characteristics of thepackage structure 50 d are similar to those of thepackage structure 50 c. Similarly, thepackage structure 50 d may further connected to other package structures to form a PoP device. - Referring to
FIG. 4B andFIG. 4C , processes similar to those ofFIG. 3G toFIG. 3H are performed, such that thepackage structure 50 d is connected to apackage structure 60, and aPoP device 70 b is formed. -
FIG. 5A toFIG. 5B are schematic cross-sectional views illustrating a method of manufacturing a package structure according to a third embodiment of the disclosure. The third embodiment differs from the foregoing embodiments in that aprotection layer 121 is formed at the back side of thedie 17. In some embodiments, theprotection layer 121 acts as a warpage control layer and a heat spreader. - Referring to
FIG. 2A andFIG. 5A , in some embodiments, after the encapsulant 20 a is formed aside thedie 17, the top surface of the encapsulant 20 a and thefirst surface 17 a of the die 17 form asurface 31. Aprotection layer 121 is attached to thesurface 31 through anadhesive layer 32. Theadhesive layer 32 is in contact with thedie 17 and the encapsulant 20 a. In some embodiments, theprotection layer 121 is a plate or a sheet, and acts as a warpage control layer for preventing or reducing the warpage of the underlying structure, and also act as a heat spreader conducting heat away from thedie 17. In some embodiments, theadhesive layer 32 may also help to conduct heat away from thedie 17. - The
protection layer 121 may include single material or composite material, and may be a single-layer structure or a multi-layer structure. In some embodiments, theprotection layer 121 includes a thermally conductive material, and has a thermal conductivity greater than the die 17 and the encapsulant 20 a. In some embodiments, theprotection layer 121 includes a conductive material and is floating, that is to say, theprotection layer 121 is not electrically connected to any other layers. In some embodiments, theprotection layer 121 includes a rigid metal (such as copper, steel, or a combination thereof), a ceramic material, a silicon containing material, diamond, or a combination thereof. In some embodiments, theprotection layer 121 is a copper layer, a steel layer, or a diamond film. In some other embodiments, theprotection layer 121 includes a composite material composed of a matrix material and fillers. In some embodiments, the matrix material includes graphite, graphene, a polymer or a combination thereof. The fillers include diamond, oxide such as aluminum oxide or silicon oxide, carbide such as silicon carbide, or a combination thereof. However, the material of theprotection layer 121 is not limited to those described above, theprotection layer 121 may include any material, as long as theprotection layer 121 preferably provides a sufficient degree of rigidity to present or reduce the warpage of the underlying structure and also effectively conducts heat away from thedie 17. - In some embodiments, the
adhesive layer 32 includes a die attach film (DAF), a thermal interface material (TIM), or a combination thereof. In some embodiments, the material of theadhesive layer 32 is also thermally conductive, and has a thermal conductivity greater than the die 17 and the encapsulant 20 a. In some embodiments, the thermal conductivity of theadhesive layer 32 and the thermal conductivity of theprotection layer 121 may be the same or different. In some embodiments, the thermal conductivity of theadhesive layer 32 may be greater or less than the thermal conductivity of theprotection layer 121. - Still referring to
FIG. 5A , in some embodiments, the thickness T2 of theprotection layer 121 ranges from 30 μm to 400 μm. The thickness T2 of theprotection layer 121 is dependent on the material thereof. In some embodiments in which theprotection layer 121 is a diamond film, the thickness T2 of theprotection layer 121 may be less than 30 μm. In some embodiments, the width W1 of theprotection layer 121 is substantially the same as the width W2 of thesurface 31. Thefirst surface 17 a of thedie 17 and the top surface of the encapsulant 20 a are covered by theprotection layer 121. In some embodiments, thefirst surface 17 a of thedie 17 and the top surface of the encapsulant 20 a are completely covered by theprotection layer 121. In some other embodiments, the width W1 of theprotection layer 121 is less than the width W2 of thesurface 31, and greater than the width W3 of thedie 17. That is, thefirst surface 17 a of thedie 17 and a portion of the top surface of the encapsulant 20 a are covered by theprotection layer 121. In yet alternative embodiments, the width W1 of theprotection layer 121 may be substantially the same as or slightly less than the width W3 of thefirst surface 17 a of the die 17, thus thefirst surface 17 a of the die 17 is covered or partially covered by theprotection layer 121. That is to say, the thickness T2 and the width W1 of theprotection layer 121 may be adjusted, as long as theprotection layer 121 provides the properties necessary to achieve the objectives of the present disclosure. - Referring to
FIG. 5A andFIG. 5B , thereafter, processes similar to those ofFIG. 1E toFIG. 1F are performed, such that thecarrier 10 is released with thede-bonding layer 11 decomposed under the heat of light. Thereafter, a plurality ofconnectors 23 are electrically connected to the redistribution layer RDL1 a of theRDL structure 12. AnIPD 24 is electrically connected to the redistribution layer RDL1 b through a plurality ofconductive bumps 26. - Referring to
FIG. 5B , apackage structure 50 e is thus completed. Thepackage structure 50 e includes the die 17, theencapsulant 20 a, theRDL structure 12, theconnectors 23, theIPD 24, and theprotection layer 121. In some embodiments, theprotection layer 121 is used for controlling the warpage of thepackage structure 50 e and for spreading the heat of thedie 17. The other structural characteristics are similar to those of thepackage structure 50 b. -
FIG. 6A toFIG. 6D are schematic cross-sectional views illustrating a method of manufacturing a package structure according to a fourth embodiment of the disclosure. The forth embodiment differs from the third embodiment in that a plurality ofTIVs 28 are formed aside thedie 17. - Referring to
FIG. 6A , after the TIVs 28 and the encapsulant 20 a is formed aside the die 17 (as shown inFIG. 4A ), aprotection layer 121 is attached to the die 17 and the encapsulant 20 a through anadhesive layer 32. In some embodiments, theprotection layer 121 covers thefirst surface 17 a of thedie 17 and a portion of the top surface of the encapsulant 20 a. TheTIVs 28 are not covered by theprotection layer 121, and exposed. In some other embodiments, theprotection layer 121 only covers or partially covers thefirst surface 17 a of the die 17, and does not cover the top surface of the encapsulant 20 a and theTIV 28. The material of theprotection layer 121 and the material of theadhesive layer 32 are substantially the same as those of the third embodiment. - Referring to
FIG. 6A andFIG. 6B , a plurality ofcaps 30 are formed on theTIVs 28 to at least cover the top surfaces of theTIVs 28. In some embodiments, the top surface of theTIV 28 is completely covered by thecap 30. In some embodiments, the top surface of theTIV 28 and a portion of the top surface of the encapsulant 20 a are covered by thecap 30. The material, forming method and the properties of thecap 30 are similar to those of the second embodiment. In some embodiments, the cross-section shape of thecap 30 may be semicircular, arc-shaped, square, rectangle, trapezoid, or a combination thereof. Thecap 30 may be any shape, as long as theTIV 28 is covered and protected from oxidation or pollution. - Still referring to
FIG. 6A andFIG. 6B , thecarrier 10 is released with thede-bonding layer 11 decomposed under the heat of light. Thereafter, a plurality ofconnectors 23 are electrically connected to the redistribution layer RDL1 a of theRDL structure 12. AnIPD 24 is electrically connected to the redistribution layer RDL1 b through a plurality ofconductive bumps 26. - Referring to
FIG. 6B , apackage structure 50 f is thus completed, Thepackage structure 50 f includes the die 17, theencapsulant 20 a, theTIVs 28, theRDL structure 12, theconnectors 23, theIPD 24 and theprotection layer 121. TheTIVs 28 are covered by thecaps 30. In some embodiments, theTIVs 28 are covered to be protected from oxidation or pollution. In some embodiments, theprotection layer 121 is used for controlling the warpage of thepackage structure 50 f and spreading the heat of thedie 17. Thepackage structure 50 f may further coupled to other package structures to form a PoP device. - Referring to
FIG. 6C andFIG. 6D , in some embodiments, apackage structure 60 including apackage body 61 and a plurality ofconnectors 62 is provided, thereafter a reflow process is performed, such that aconnector 62 a is formed to connect thepackage structure 50 f and thepackage structure 60. Similar to the second embodiments, theconnector 62 a may be formed of theconnector 62 or formed of theconnector 62 and thecap 30, the forming method of theconnector 62 a is similar to that of the second embodiment as shown inFIG. 3G toFIG. 3H . - Thereafter, an
underfill layer 63 is formed to fill the space between thepackage structure 50 f and thepackage structure 60, and aPoP device 70 c is thus completed. - In the second and the fourth embodiments, as shown in
FIG. 3H ,FIG. 4C andFIG. 6D , thepackage structure 50 c/50 d/50 f is connected to thepackage structure 60, so as to form a PoP device 70 a/70 b/70 c, however, the number of the package structures that may be coupled to thepackage structure 50 c/50 d/50 f is not limited thereto. In some other embodiments, more than one package structures are connected to thepackage structure 50 c/50 d/50 f, and IPDs may also be coupled to thepackage structure 50 c/50 d/50 f. For the sake of brevity, thepackage structure 50 c is taken for example. - Referring to
FIG. 7 , in some embodiments, aPoP device 70 d comprising apackage structure 50 c, apackage structure 61 and apackage structure 64 is formed. Thepackage structure 50 c includes a plurality of TIVs 28. The TIVs 28 includes a plurality of TIVs 28 a and a plurality ofTIVs 28 b. The TIVs 28 a are aside and around thedie 17. TheTIVs 28 b are aside the TIVs 28 a and relatively farther away from the die 17 than the TIVs 28 a, that is to say, no die is surrounded by theTIVs 28 b, but the disclosure is not limited thereto. - Still referring to
FIG. 7 , thepackage structure 61 is electrically coupled to thepackage structure 50 c through theconnectors 62 a. Apackage structure 64 is electrically coupled to thepackage structure 50 c though theconnectors 65 by a similar method as described in the processes ofFIG. 3G toFIG. 3H . Thepackage structure 61 and thepackage structure 64 may be the same types or different types of package structures. Thepackage structure 61 is connected to the TIVs 28 a of thepackage structure 50 c, and thepackage structure 64 is connected to theTIVs 28 b of thepackage structure 50 c. - Referring to
FIG. 8 , in some embodiments, besides thepackage structure 61 and thepackage structure 64 are coupled to thepackage structure 50 c, anIPD 66 is further electrically coupled to thepackage structure 50 c through a plurality ofconnectors 67, and aPoP device 70 e is thus completed. TheIPD 66 may be a capacitor, a resistor, an inductor or the like, or a combination thereof. In some embodiments, theTIVs 28 includes a plurality ofTIVs 28 c between the TIVs 28 a and theTIVs 28 b. Thepackage structure 61 is connected to the TIVs 28 a. In some embodiments, thepackage structure 64 is connected to theTIVs 28 b. TheIPD 66 is connected to theTIVs 28 c. TheIPD 66 is located between thepackage structure 61 and thepackage structure 64, but the disclosure is not limited thereto. - In the present disclosure, a protection layer is formed at the backside of the die. In some embodiments, the protection layer acts as a warpage control layer to control warpage of the package structure. In some embodiments, the protection layer also acts as a heat spreader of the die.
- In accordance with some embodiments of the disclosure, a package structure includes a die, a TIV, an encapsulant, a RDL structure, an underfill layer, a protection layer, and a cap. The TIV is aside the die. The encapsulant laterally encapsulates the die and the TIV. The RDL structure is electrically connected to the die. The underfill layer is disposed between the die and the RDL structure and laterally encapsulated by the encapsulant. The protection layer is overlying the die and the encapsulant. The cap covers a top surface of the TIV and laterally aside the protection layer. A top surface of the cap is higher than a top surface of the encapsulant and lower than a top surface of the protection layer.
- In accordance with some embodiments of the disclosure, a package structure includes a RDL structure, a die, a TIV, an encapsulant, a warpage controlling layer and a cap. The die is electrically bonded to the RDL structure through a plurality of conductive bumps. The TIV is aside the die and landing on a top conductive RDL of the RDL structure. The encapsulant encapsulates sidewalls of the die, the TIV and the top conductive RDL. The warpage controlling layer covers the die and the encapsulant. The cap is laterally aside the warpage controlling layer and covers the TIV. A top surface of the cap is located at a level height between a top surface of the encapsulant and a top surface of the warpage controlling layer.
- In accordance with some embodiments of the disclosure, a method of forming a package structure includes the following processes. A first package structure is formed by the following processes: forming a RDL structure; electrically bonding a die to the RDL structure; forming a TIV on the RDL structure and laterally aside the die; forming an encapsulant to laterally encapsulate the TIV and the die; forming a protection layer over the encapsulant and the die; and forming a cap on the TIV and laterally aside the protection layer. The cap is removed from the first package structure, and the first package structure is connected to the second package structure.
- The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the disclosure. Those skilled in the art should appreciate that they may readily use the disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the disclosure.
Claims (20)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/928,001 US11295957B2 (en) | 2017-11-08 | 2020-07-14 | Package structure and method of manufacturing the same |
US17/709,434 US11862469B2 (en) | 2017-11-08 | 2022-03-31 | Package structure and method of manufacturing the same |
US18/510,646 US20240087903A1 (en) | 2017-11-08 | 2023-11-16 | Package structure |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/806,342 US10741404B2 (en) | 2017-11-08 | 2017-11-08 | Package structure and method of manufacturing the same |
US16/928,001 US11295957B2 (en) | 2017-11-08 | 2020-07-14 | Package structure and method of manufacturing the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/806,342 Continuation US10741404B2 (en) | 2017-11-08 | 2017-11-08 | Package structure and method of manufacturing the same |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/709,434 Division US11862469B2 (en) | 2017-11-08 | 2022-03-31 | Package structure and method of manufacturing the same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200343096A1 true US20200343096A1 (en) | 2020-10-29 |
US11295957B2 US11295957B2 (en) | 2022-04-05 |
Family
ID=66328834
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/806,342 Active US10741404B2 (en) | 2017-11-08 | 2017-11-08 | Package structure and method of manufacturing the same |
US16/928,001 Active 2037-11-10 US11295957B2 (en) | 2017-11-08 | 2020-07-14 | Package structure and method of manufacturing the same |
US17/709,434 Active 2037-11-10 US11862469B2 (en) | 2017-11-08 | 2022-03-31 | Package structure and method of manufacturing the same |
US18/510,646 Pending US20240087903A1 (en) | 2017-11-08 | 2023-11-16 | Package structure |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/806,342 Active US10741404B2 (en) | 2017-11-08 | 2017-11-08 | Package structure and method of manufacturing the same |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/709,434 Active 2037-11-10 US11862469B2 (en) | 2017-11-08 | 2022-03-31 | Package structure and method of manufacturing the same |
US18/510,646 Pending US20240087903A1 (en) | 2017-11-08 | 2023-11-16 | Package structure |
Country Status (3)
Country | Link |
---|---|
US (4) | US10741404B2 (en) |
CN (1) | CN109755188A (en) |
TW (1) | TW201919190A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI823417B (en) * | 2022-06-08 | 2023-11-21 | 群創光電股份有限公司 | Method of manufacturing electronic device with reduced substrate warpage |
TWI832667B (en) * | 2023-01-10 | 2024-02-11 | 大陸商芯愛科技(南京)有限公司 | Electronic package and fabricating method thereof |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11387175B2 (en) * | 2018-08-09 | 2022-07-12 | Intel Corporation | Interposer package-on-package (PoP) with solder array thermal contacts |
US10811347B2 (en) * | 2018-12-27 | 2020-10-20 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and method of manufacturing the same |
KR20210000812A (en) * | 2019-06-25 | 2021-01-06 | 삼성전자주식회사 | Semiconductor device and a method for manufacturing the same |
KR20210011289A (en) * | 2019-07-22 | 2021-02-01 | 삼성전자주식회사 | Semiconductor package |
TWI701777B (en) | 2019-10-22 | 2020-08-11 | 財團法人工業技術研究院 | Image sensor package and manufacture method thereof |
US11984377B2 (en) | 2020-03-26 | 2024-05-14 | Intel Corporation | IC die and heat spreaders with solderable thermal interface structures for assemblies including solder array thermal interconnects |
US11948891B2 (en) | 2020-04-03 | 2024-04-02 | Nepes Co., Ltd. | Semiconductor package and manufacturing method thereof |
US11894243B2 (en) * | 2020-11-20 | 2024-02-06 | Sj Semiconductor (Jiangyin) Corporation | Wafer system-level fan-out packaging structure and manufacturing method |
US11854924B2 (en) * | 2020-12-04 | 2023-12-26 | Mediatek Inc. | Semiconductor package with improved reliability |
US11842946B2 (en) * | 2021-03-26 | 2023-12-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor package having an encapsulant comprising conductive fillers and method of manufacture |
CN113327911B (en) * | 2021-04-23 | 2022-11-25 | 浙江毫微米科技有限公司 | Redistribution layer structure and preparation method thereof, packaging structure and preparation method thereof |
US11694974B2 (en) | 2021-07-08 | 2023-07-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor die with warpage release layer structure in package and fabricating method thereof |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9048233B2 (en) | 2010-05-26 | 2015-06-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package systems having interposers |
US8797057B2 (en) | 2011-02-11 | 2014-08-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Testing of semiconductor chips with microbumps |
US9000584B2 (en) | 2011-12-28 | 2015-04-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor device with a molding compound and a method of forming the same |
US9082780B2 (en) * | 2012-03-23 | 2015-07-14 | Stats Chippac, Ltd. | Semiconductor device and method of forming a robust fan-out package including vertical interconnects and mechanical support layer |
US10049964B2 (en) * | 2012-03-23 | 2018-08-14 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming a fan-out PoP device with PWB vertical interconnect units |
US9111949B2 (en) | 2012-04-09 | 2015-08-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus of wafer level package for heterogeneous integration technology |
US20130307153A1 (en) | 2012-05-18 | 2013-11-21 | International Business Machines Corporation | Interconnect with titanium-oxide diffusion barrier |
US9385102B2 (en) * | 2012-09-28 | 2016-07-05 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming supporting layer over semiconductor die in thin fan-out wafer level chip scale package |
US9799592B2 (en) * | 2013-11-19 | 2017-10-24 | Amkor Technology, Inc. | Semicondutor device with through-silicon via-less deep wells |
US9263511B2 (en) | 2013-02-11 | 2016-02-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package with metal-insulator-metal capacitor and method of manufacturing the same |
US9048222B2 (en) | 2013-03-06 | 2015-06-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating interconnect structure for package-on-package devices |
US9368460B2 (en) | 2013-03-15 | 2016-06-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out interconnect structure and method for forming same |
US9281254B2 (en) | 2014-02-13 | 2016-03-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods of forming integrated circuit package |
TWI541966B (en) * | 2014-03-05 | 2016-07-11 | 矽品精密工業股份有限公司 | Package stacking structure and manufacturing method thereof |
US9496189B2 (en) | 2014-06-13 | 2016-11-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stacked semiconductor devices and methods of forming same |
US9786623B2 (en) * | 2015-03-17 | 2017-10-10 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming PoP semiconductor device with RDL over top package |
US9461018B1 (en) * | 2015-04-17 | 2016-10-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out PoP structure with inconsecutive polymer layer |
US10276467B2 (en) * | 2016-03-25 | 2019-04-30 | Samsung Electro-Mechanics Co., Ltd. | Fan-out semiconductor package |
US10026716B2 (en) * | 2016-04-15 | 2018-07-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3DIC formation with dies bonded to formed RDLs |
US9947552B2 (en) * | 2016-04-29 | 2018-04-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and formation method of chip package with fan-out structure |
TWI652774B (en) * | 2017-03-03 | 2019-03-01 | 矽品精密工業股份有限公司 | Electronic package manufacturing method |
-
2017
- 2017-11-08 US US15/806,342 patent/US10741404B2/en active Active
-
2018
- 2018-01-04 TW TW107100269A patent/TW201919190A/en unknown
- 2018-01-09 CN CN201810018345.8A patent/CN109755188A/en active Pending
-
2020
- 2020-07-14 US US16/928,001 patent/US11295957B2/en active Active
-
2022
- 2022-03-31 US US17/709,434 patent/US11862469B2/en active Active
-
2023
- 2023-11-16 US US18/510,646 patent/US20240087903A1/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI823417B (en) * | 2022-06-08 | 2023-11-21 | 群創光電股份有限公司 | Method of manufacturing electronic device with reduced substrate warpage |
TWI832667B (en) * | 2023-01-10 | 2024-02-11 | 大陸商芯愛科技(南京)有限公司 | Electronic package and fabricating method thereof |
Also Published As
Publication number | Publication date |
---|---|
US20190139896A1 (en) | 2019-05-09 |
TW201919190A (en) | 2019-05-16 |
US20220223424A1 (en) | 2022-07-14 |
US20240087903A1 (en) | 2024-03-14 |
US11862469B2 (en) | 2024-01-02 |
CN109755188A (en) | 2019-05-14 |
US10741404B2 (en) | 2020-08-11 |
US11295957B2 (en) | 2022-04-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11295957B2 (en) | Package structure and method of manufacturing the same | |
US11776935B2 (en) | Semiconductor device and method of manufacture | |
TWI708291B (en) | Semiconductor package and manufacturing method thereof | |
TWI683378B (en) | Semicondcutor package and manufacturing method thereof | |
US11955459B2 (en) | Package structure | |
US10804245B2 (en) | Semiconductor structure and manufacturing method thereof | |
US10103132B2 (en) | Semiconductor device and method of manufactures | |
US9859258B2 (en) | Semiconductor device and method of manufacture | |
US11948904B2 (en) | Die and package structure | |
US20220238406A1 (en) | Package structure and method of manufacturing the same | |
US10510732B2 (en) | PoP device and method of forming the same | |
US20190148340A1 (en) | Package structure and method of manufacturing the same | |
US10290610B2 (en) | PoP device and method of forming the same | |
US20200411403A1 (en) | Method of manufacturing package structure | |
US10872855B2 (en) | Chip package and method of fabricating the same | |
US20240222215A1 (en) | Package structure comprising buffer layer for reducing thermal stress and method of forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |