US20200336685A1 - 2 x 2 array arrangement based on composite dielectric gate photosensitive detector and operating method thereof - Google Patents
2 x 2 array arrangement based on composite dielectric gate photosensitive detector and operating method thereof Download PDFInfo
- Publication number
- US20200336685A1 US20200336685A1 US16/753,242 US201816753242A US2020336685A1 US 20200336685 A1 US20200336685 A1 US 20200336685A1 US 201816753242 A US201816753242 A US 201816753242A US 2020336685 A1 US2020336685 A1 US 2020336685A1
- Authority
- US
- United States
- Prior art keywords
- light
- word line
- reading
- transistor
- sensing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000002131 composite material Substances 0.000 title claims abstract description 24
- 238000011017 operating method Methods 0.000 title claims description 6
- 239000000758 substrate Substances 0.000 claims abstract description 32
- 239000004065 semiconductor Substances 0.000 claims abstract description 12
- 238000002955 isolation Methods 0.000 claims description 7
- 238000005468 ion implantation Methods 0.000 claims description 5
- 238000005215 recombination Methods 0.000 claims description 3
- 230000006798 recombination Effects 0.000 claims description 3
- 238000001514 detection method Methods 0.000 description 23
- 238000003384 imaging method Methods 0.000 description 9
- 208000031212 Autoimmune polyendocrinopathy Diseases 0.000 description 7
- 238000001444 catalytic combustion detection Methods 0.000 description 6
- 238000000034 method Methods 0.000 description 6
- 238000000261 appearance potential spectroscopy Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 5
- 239000002184 metal Substances 0.000 description 5
- 230000008859 change Effects 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 239000003990 capacitor Substances 0.000 description 2
- 230000035945 sensitivity Effects 0.000 description 2
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000001208 nuclear magnetic resonance pulse sequence Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0207—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
-
- H04N5/378—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14609—Pixel-elements with integrated switching, control, storage or amplification elements
- H01L27/1461—Pixel-elements with integrated switching, control, storage or amplification elements characterised by the photosensitive area
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/71—Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors
- H04N25/75—Circuitry for providing, modifying or processing image signals from the pixel array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
-
- H04N5/374—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14603—Special geometry or disposition of pixel-elements, address-lines or gate-electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14609—Pixel-elements with integrated switching, control, storage or amplification elements
- H01L27/14612—Pixel-elements with integrated switching, control, storage or amplification elements involving a transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1463—Pixel isolation structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14643—Photodiode arrays; MOS imagers
Definitions
- the present invention relates to an imaging device array arrangement, and in particular to a detector array arrangement applicable to variable light and infrared light and an operating method of this array.
- CCDs and CMOS-APSs are two kinds of most common imaging devices at present.
- CCDs are each formed of groups of MOS capacitors connected in series. The generation and change of a potential well on the surface of a semiconductor are controlled by a pulse sequence on the MOS capacitors, so that the storage, transfer and readout of photogenerated charges are realized. In this way, the imaging speed of CCDs is relatively slow. Moreover, since CCDs have high requirements on process, the yield is low and the cost is high.
- CMOS-APSs are each formed of one light-sensing diode and three to six transistors. The use of more transistors means more complex functions. CMOS-APSs read signals by X-Y addressing, so the imaging speed is faster than that of CCDs.
- CMOS-APSs are compatible with the CMOS process and thus easily integrated with peripheral circuits.
- CMOS-APSs are low in full-well charge capacity. To ensure high imaging quality, it is inappropriate to further reduce the pixel size.
- the present invention provides a 2 ⁇ 2 source/drain-shared array arrangement based on a composite dielectric gate MOSFET photosensitive detector by optimizing the arrangement of the photosensitive detector array, in order to increase the filling coefficient of a photosensitive detector, particularly for small-size pixels.
- Another objective of the present invention is to provide an operating method of the 2 ⁇ 2 source/drain-shared array.
- the present invention employs the following technical solutions.
- a 2 ⁇ 2 array arrangement based on a composite dielectric gate photosensitive detector wherein the array consists of four pixels, each of which includes a light-sensing transistor and a reading transistor; both the light sensing transistor and the reading transistor are formed above a same P-type semiconductor substrate, and are of a composite dielectric gate structure; and the composite dielectric gate has a bottom insulating dielectric layer, a charge coupled layer, a top insulating dielectric layer and a control gate stacked successively from the bottom up, wherein the charge coupled layers of the four light-sensing transistors are not in connection to each other, and the control gates of the four light-sensing transistors are not in connection to each other; the substrates of the four reading transistors are connected to form a regular octagonal ring structure and located in the center of the 2 ⁇ 2 array; on four sides of the regular octagonal ring structure, four heavily-doped N+ regions are formed on the substrates not covered with the composite dielectric gate by N+
- the light-sensing transistor and the reading transistor are isolated by a shallow trench isolation region in the substrate; and, the charge coupled layer of the light-sensing transistor is in connection to the charge coupled layer of the reading transistor, and the control gate of the light-sensing transistor is in connection to the control gate of the reading transistor.
- the four light-sensing transistors are isolated by shallow trench isolation regions in the P-type semiconductor substrate.
- control gate surface and the substrate of the light-sensing transistor is a transparent or semitransparent window for a wavelength to be detected by the detector.
- control gates of the four light-sensing transistors form a word line WL 0 , a word line WL 1 , a word line WL 2 and a word line WL 3 , respectively;
- the drains of the four reading transistors form a drain line DL; and
- the sources of the four reading transistors form a source line SL.
- the present invention provides an operating method of a 2 ⁇ 2 array arrangement based on a composite dielectric gate photosensitive detector, comprising following steps:
- the present invention has the advantages of both CCD and CMOS-APS detectors, and reduces the number of transistors in a single detector.
- the array arrangement designed in the present invention can effectively increase the filling coefficient of pixels of the detector, increase the full-well charge capacity and greatly improve the signal-to-noise ratio and imaging quality of the detector.
- the array structure provided by the present invention can reduce the size of the photosensitive detector and realize an imaging array with a high pixel density, and is compatible with the floating gate CMOS process and easy to implement.
- FIG. 1 is a structure diagram of a 2 ⁇ 2 source/drain-shared array arrangement based on a composite dielectric gate MOSFET photosensitive detector;
- FIG. 2 is a sectional view of FIG. 1 along aa′;
- FIG. 3 is a sectional view of FIG. 1 along bb′;
- FIG. 4 is a sectional view of FIG. 1 along cc′;
- FIG. 5 is a sectional view of FIG. 1 along dd′;
- FIG. 6 is an equivalent circuit diagram of the 2 ⁇ 2 source/drain-shared array arrangement based on a composite dielectric gate MOSFET photosensitive detector
- FIG. 7 is a capacitance model diagram of a single detection unit.
- This embodiment provides a 2 ⁇ 2 source/drain-shared array arrangement based on a composite dielectric gate MOSFET photosensitive detector.
- the layout diagram is shown in FIG. 1 .
- the 2 ⁇ 2 array includes four detection units, each of which includes one light-sensing transistor 1 and one reading transistor 2 . Both the light-sensing transistor 1 and the reading transistor 2 are stacked above a same P-type semiconductor substrate 3 , and are of a composite dielectric gate structure. Specifically, a bottom insulating dielectric layer 4 , a charge coupled layer 5 , a top insulating dielectric layer 6 and a control gate 7 are stacked above the substrate 3 successively from the bottom up.
- the P-type semiconductor substrate 3 below the light-sensing transistor 1 and the reading transistor 2 is isolated by a shallow trench isolation (STI) region 8 .
- the charge coupled layer of the light-sensing transistor 1 is in connection to the charge coupled layer of the reading transistor 2
- the control gate of the light-sensing transistor 1 is in connection to the control gate of the reading transistor 2
- a photoelectronic signal is read by charge coupling.
- an N-type source 9 a is formed on a side of the P-type semiconductor substrate 3 close to the bottom insulating dielectric layer 4 by ion implantation
- an N-type drain 9 b is formed on the other side of the P-type semiconductor substrate 3 by ion implantation.
- the structure of the detector can refer to the contents disclosed in Patent No. CN102938409A.
- the four detection units 11 a , 11 b , 21 a and 21 b form a square 2 ⁇ 2 array.
- Active regions 16 of the four reading transistors 2 are connected to form a regular octagonal ring structure located in the center of the whole 2 ⁇ 2 array.
- regular octagonal ring formed of the reading transistors 2 and on the P-type semiconductor substrates on four isolation sides four heavily-doped N+ regions are formed in regions not covered with the composite dielectric gate by N+ ion implantation, and every two of the four heavily-doped N+ regions are opposite to each other and form a right angle (90°).
- the light-sensing transistors 1 are located on outer sides along four bevel edges of the regular octagonal ring structure, i.e., being located outside four regions that are not heavily doped with N+.
- the four light-sensing transistors 1 are isolated by shallow trench isolation regions 8 on the P-type semiconductor substrate, the charge coupled layers 5 of the four light-sensing transistors 1 are not in connection to each other, and the control gates 7 of the four light-sensing transistors 1 are not in connection to each other.
- At least one of the control gate surface and the substrate of the light-sensing transistor 1 is a transparent or semitransparent window for a wavelength to be detected by the detector.
- the charge coupled layers 5 of the light-sensing transistors 1 in the four detection units 11 a , 11 b , 21 a and 21 b are not in connection to each other, and the control gates 7 of the light-sensing transistors 1 in the four detection units 11 a , 11 b , 21 a and 21 b are also not in connection to each other.
- the reading transistor 2 in the detection unit 11 a and the reading transistor 2 in the detection unit 11 b share a same source 9 a
- the reading transistor 2 in the detection unit 21 a and the reading transistor 2 in the detection unit 21 b share a same source 9 a
- the two sources are connected through a contact hole (CT) 12 , a metal 1 (M 1 ) 13 , a via 1 (V 1 ) 14 , a metal 2 (M 2 ) 10 , a via 2 (V 2 ) 15 and a metal 3 (M 3 ) 11 .
- the reading transistor 2 in the detection unit 11 a and the reading transistor 2 in the detection unit 21 a share a same drain 9 b
- the reading transistor 2 in the detection unit 11 b and the reading transistor 2 in the detection unit 21 b share a same drain 9 b
- the two drains are connected through a contact hole (CT) 12 , a metal 1 (M 1 ) 13 , a via 1 (V 1 ) 14 and a metal 2 (M 2 ) 10 , as shown in FIG. 5 .
- FIG. 6 shows an equivalent circuit diagram of the 2 ⁇ 2 source/drain-shared array, where the dashed box represents a detection unit.
- the control gates 7 of the light-sensing transistors 1 in the four detection units form a word line WL 0 , a word line WL 1 , a word line WL 2 and a word line WL 3 , respectively;
- the sources 9 a shared by the reading transistors 2 form a source line SL; and the drains 9 b shared by the reading transistors 2 form a drain line DL.
- a negative bias is applied onto the substrate of the detector array, a same positive bias or zero bias is applied onto the word lines WL 0 , WL 1 , WL 2 and WL 3 , and the source line SL and the drain line DL are connected to the ground.
- the bias applied onto the substrate and the bias applied onto the word lines WL 0 , WL 1 , WL 2 and WL 3 are maintained, a positive bias is applied onto the drain line DL, and the source line SL is connected to the ground.
- a ramp voltage is applied onto the word line of the light-sensing transistor 1 in the detection unit to be read, and a photoelectronic signal is calculated by using the value of the ramp voltage when the reading transistor 2 is turned on.
- the drain line DL and the source line SL are connected to the ground, and the bias applied onto the control gate 7 of the read light-sensing transistor 1 during shutter is maintained.
- the photoelectronic signals in the remaining detection units are read successively in the above way.
- a negative bias which is the same as that applied onto the substrate, is applied onto the word line WL 0 , the word line WL 1 , the word line WL 2 and the word line WL 3 , and the drain line DL and the source line SL of the reading transistor are connected to the ground so that photoelectrons disappear by recombination.
- the pixel filling coefficient is defined as the ratio of the effective area of the light-sensing transistor in a pixel to the area of the pixel. In accordance with the same design rule, if the area of a single pixel is 2 um ⁇ 2 um, the filling coefficient can up to 70% according to the pixels in the source/drain-shared array arrangement design provided by the present invention.
- the filling coefficient in the existing discrete drawing method is less than 60%. Moreover, as the pixel size is further reduced, the high filling coefficient in the present invention will be increased in comparison to the discrete drawing method.
- the 2 ⁇ 2 detector array provided by the present invention can increase the filling coefficient of pixels and improve the sensitivity of the detection units, because the change in the threshold voltage of the reading transistor 2 and the number of photoelectrons collected by the light-sensing transistor 1 satisfies the following relationship:
- C 1 represents the capacitance of the bottom insulating dielectric layer 4 of the light-sensing transistor 1
- C 2 represents the capacitance between the charge coupled layer 5 and the control gate 7 of the light-sensing transistor 1
- ⁇ Q represents the number of photoelectrons collected by the light-sensing transistor 1
- ⁇ V cg represents the change in the potential of the charge coupled layer 5 .
- the equivalent capacitance of the detection unit is shown in FIG. 7 . To simplify calculation, the remaining capacitances are not considered since they are negligible relative to C 1 and C 2 .
- the coefficient C 1 increases with the increase of the pixel filling coefficient. Therefore, the coefficient
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Electromagnetism (AREA)
- General Engineering & Computer Science (AREA)
- Solid State Image Pick-Up Elements (AREA)
Abstract
Description
- The present invention relates to an imaging device array arrangement, and in particular to a detector array arrangement applicable to variable light and infrared light and an operating method of this array.
- CCDs and CMOS-APSs are two kinds of most common imaging devices at present.
- Early CCDs are each formed of groups of MOS capacitors connected in series. The generation and change of a potential well on the surface of a semiconductor are controlled by a pulse sequence on the MOS capacitors, so that the storage, transfer and readout of photogenerated charges are realized. In this way, the imaging speed of CCDs is relatively slow. Moreover, since CCDs have high requirements on process, the yield is low and the cost is high. Generally, CMOS-APSs are each formed of one light-sensing diode and three to six transistors. The use of more transistors means more complex functions. CMOS-APSs read signals by X-Y addressing, so the imaging speed is faster than that of CCDs. Meanwhile, CMOS-APSs are compatible with the CMOS process and thus easily integrated with peripheral circuits. However, since multiple transistors are contained in pixels and the pixels have a low filling coefficient, CMOS-APSs are low in full-well charge capacity. To ensure high imaging quality, it is inappropriate to further reduce the pixel size.
- It can be found from the above comparison that the imaging quality of the detector can be improved and the pixel size can be reduced if the CMOS-APS imaging device is high in filling coefficient. Accordingly, a dual-transistor photosensitive detector based on a composite dielectric gate MOSFET was proposed in Patent CN201210442007. This detector has separate functions of collecting and reading detector signals by using two transistors. Therefore, it is unnecessary to form a source and a drain in the light-sensing portion of the detector, and the interference between light-sensing transistors can be effectively prevented.
- In view of the technical problems in the prior art, the present invention provides a 2×2 source/drain-shared array arrangement based on a composite dielectric gate MOSFET photosensitive detector by optimizing the arrangement of the photosensitive detector array, in order to increase the filling coefficient of a photosensitive detector, particularly for small-size pixels. Another objective of the present invention is to provide an operating method of the 2×2 source/drain-shared array.
- For this purpose, the present invention employs the following technical solutions.
- A 2×2 array arrangement based on a composite dielectric gate photosensitive detector is provided, wherein the array consists of four pixels, each of which includes a light-sensing transistor and a reading transistor; both the light sensing transistor and the reading transistor are formed above a same P-type semiconductor substrate, and are of a composite dielectric gate structure; and the composite dielectric gate has a bottom insulating dielectric layer, a charge coupled layer, a top insulating dielectric layer and a control gate stacked successively from the bottom up, wherein the charge coupled layers of the four light-sensing transistors are not in connection to each other, and the control gates of the four light-sensing transistors are not in connection to each other; the substrates of the four reading transistors are connected to form a regular octagonal ring structure and located in the center of the 2×2 array; on four sides of the regular octagonal ring structure, four heavily-doped N+ regions are formed on the substrates not covered with the composite dielectric gate by N+ ion implantation, of which every two regions are opposite to each other and form right angles, wherein two opposite heavily-doped N+ regions are connected to form a shared N+ source, and the other two are connected to form a shared N+ drain; and, the four light-sensing transistors are located on outer sides of the regular octagonal ring structure and on sides of four regions that are not heavily doped with N+.
- Further, in each pixel, the light-sensing transistor and the reading transistor are isolated by a shallow trench isolation region in the substrate; and, the charge coupled layer of the light-sensing transistor is in connection to the charge coupled layer of the reading transistor, and the control gate of the light-sensing transistor is in connection to the control gate of the reading transistor.
- Further, the four light-sensing transistors are isolated by shallow trench isolation regions in the P-type semiconductor substrate.
- Further, at least one of the control gate surface and the substrate of the light-sensing transistor is a transparent or semitransparent window for a wavelength to be detected by the detector.
- Further, the control gates of the four light-sensing transistors form a word line WL0, a word line WL1, a word line WL2 and a word line WL3, respectively; the drains of the four reading transistors form a drain line DL; and the sources of the four reading transistors form a source line SL.
- The present invention provides an operating method of a 2×2 array arrangement based on a composite dielectric gate photosensitive detector, comprising following steps:
- (1) Photoelectron Collection:
- applying a negative bias onto a substrate of a photosensitive detector, applying a same zero bias or positive bias onto a word line WL0, a word line WL1, a word line WL2 and a word line WL3, and connecting a drain line DL and a source line SL of a reading transistor to the ground;
- (2) Photoelectron Reading:
- maintaining the negative bias applied onto the substrate, maintaining the bias applied onto the word line WL0, the word line WL1, the word line WL2 and the word line WL3, applying a positive bias onto the drain line DL of the reading transistor, connecting the source line SL of the reading transistor to the ground, applying a ramp voltage onto a word line of a light-sensing transistor to be read, and calculating a photoelectronic signal by using the value of the ramp voltage when the reading transistor is turned on; and, at the end of reading, connecting the drain line DL and the source line SL of the reading transistor to the ground, maintaining the bias applied onto the control gate of the read light-sensing transistor during shutter, and successively reading photoelectronic signals in four light-sensing transistors in the above way; and
- (3) Photoelectron Resetting:
- applying, onto the word line WL0, the word line WL1, the word line WL2 and the word line WL3, a negative bias that is the same as that applied onto the substrate, and connecting the drain line DL and the source line SL of the reading transistor to the ground so that photoelectrons disappear by recombination.
- The present invention has the advantages of both CCD and CMOS-APS detectors, and reduces the number of transistors in a single detector. Compared with the discrete drawing method in the prior art, the array arrangement designed in the present invention can effectively increase the filling coefficient of pixels of the detector, increase the full-well charge capacity and greatly improve the signal-to-noise ratio and imaging quality of the detector. Moreover, the array structure provided by the present invention can reduce the size of the photosensitive detector and realize an imaging array with a high pixel density, and is compatible with the floating gate CMOS process and easy to implement.
-
FIG. 1 is a structure diagram of a 2×2 source/drain-shared array arrangement based on a composite dielectric gate MOSFET photosensitive detector; -
FIG. 2 is a sectional view ofFIG. 1 along aa′; -
FIG. 3 is a sectional view ofFIG. 1 along bb′; -
FIG. 4 is a sectional view ofFIG. 1 along cc′; -
FIG. 5 is a sectional view ofFIG. 1 along dd′; -
FIG. 6 is an equivalent circuit diagram of the 2×2 source/drain-shared array arrangement based on a composite dielectric gate MOSFET photosensitive detector; and -
FIG. 7 is a capacitance model diagram of a single detection unit. - This embodiment provides a 2×2 source/drain-shared array arrangement based on a composite dielectric gate MOSFET photosensitive detector. The layout diagram is shown in
FIG. 1 . The 2×2 array includes four detection units, each of which includes one light-sensing transistor 1 and onereading transistor 2. Both the light-sensing transistor 1 and thereading transistor 2 are stacked above a same P-type semiconductor substrate 3, and are of a composite dielectric gate structure. Specifically, a bottom insulatingdielectric layer 4, a charge coupledlayer 5, a top insulatingdielectric layer 6 and acontrol gate 7 are stacked above thesubstrate 3 successively from the bottom up. The P-type semiconductor substrate 3 below the light-sensing transistor 1 and thereading transistor 2 is isolated by a shallow trench isolation (STI)region 8. In each detection unit, the charge coupled layer of the light-sensing transistor 1 is in connection to the charge coupled layer of thereading transistor 2, the control gate of the light-sensing transistor 1 is in connection to the control gate of thereading transistor 2, and a photoelectronic signal is read by charge coupling. For thereading transistor 2, an N-type source 9 a is formed on a side of the P-type semiconductor substrate 3 close to the bottom insulatingdielectric layer 4 by ion implantation, and an N-type drain 9 b is formed on the other side of the P-type semiconductor substrate 3 by ion implantation. The structure of the detector can refer to the contents disclosed in Patent No. CN102938409A. - The four
detection units square 2×2 array.Active regions 16 of the fourreading transistors 2 are connected to form a regular octagonal ring structure located in the center of the whole 2×2 array. In the regular octagonal ring formed of thereading transistors 2 and on the P-type semiconductor substrates on four isolation sides, four heavily-doped N+ regions are formed in regions not covered with the composite dielectric gate by N+ ion implantation, and every two of the four heavily-doped N+ regions are opposite to each other and form a right angle (90°). Two opposite heavily-doped N+ regions are connected to form a shared N+ source, and the other two opposite heavily-doped N+ regions are connected to form a shared N+ drain. The light-sensing transistors 1 are located on outer sides along four bevel edges of the regular octagonal ring structure, i.e., being located outside four regions that are not heavily doped with N+. The four light-sensing transistors 1 are isolated by shallowtrench isolation regions 8 on the P-type semiconductor substrate, the charge coupledlayers 5 of the four light-sensing transistors 1 are not in connection to each other, and thecontrol gates 7 of the four light-sensing transistors 1 are not in connection to each other. At least one of the control gate surface and the substrate of the light-sensing transistor 1 is a transparent or semitransparent window for a wavelength to be detected by the detector. - As shown in
FIG. 4 , the charge coupledlayers 5 of the light-sensing transistors 1 in the fourdetection units control gates 7 of the light-sensing transistors 1 in the fourdetection units reading transistor 2 in thedetection unit 11 a and thereading transistor 2 in thedetection unit 11 b share asame source 9 a, thereading transistor 2 in thedetection unit 21 a and thereading transistor 2 in the detection unit 21 b share asame source 9 a, and the two sources are connected through a contact hole (CT) 12, a metal 1 (M1) 13, a via 1 (V1) 14, a metal 2 (M2) 10, a via 2 (V2) 15 and a metal 3 (M3) 11. The readingtransistor 2 in thedetection unit 11 a and thereading transistor 2 in thedetection unit 21 a share asame drain 9 b, the readingtransistor 2 in thedetection unit 11 b and thereading transistor 2 in the detection unit 21 b share asame drain 9 b, and the two drains are connected through a contact hole (CT) 12, a metal 1 (M1) 13, a via 1 (V1) 14 and a metal 2 (M2) 10, as shown inFIG. 5 . -
FIG. 6 shows an equivalent circuit diagram of the 2×2 source/drain-shared array, where the dashed box represents a detection unit. Thecontrol gates 7 of the light-sensing transistors 1 in the four detection units form a word line WL0, a word line WL1, a word line WL2 and a word line WL3, respectively; thesources 9 a shared by thereading transistors 2 form a source line SL; and thedrains 9 b shared by thereading transistors 2 form a drain line DL. - The operating method of the 2×2 source/drain-shared array will be described below.
- (1) Photoelectron Collection: A negative bias is applied onto the substrate of the detector array, a same positive bias or zero bias is applied onto the word lines WL0, WL1, WL2 and WL3, and the source line SL and the drain line DL are connected to the ground.
- (2) Photoelectron Reading:
- The bias applied onto the substrate and the bias applied onto the word lines WL0, WL1, WL2 and WL3 are maintained, a positive bias is applied onto the drain line DL, and the source line SL is connected to the ground. A ramp voltage is applied onto the word line of the light-
sensing transistor 1 in the detection unit to be read, and a photoelectronic signal is calculated by using the value of the ramp voltage when the readingtransistor 2 is turned on. When the reading of one detection unit is completed, the drain line DL and the source line SL are connected to the ground, and the bias applied onto thecontrol gate 7 of the read light-sensing transistor 1 during shutter is maintained. The photoelectronic signals in the remaining detection units are read successively in the above way. - (3) Photoelectron Resetting:
- A negative bias, which is the same as that applied onto the substrate, is applied onto the word line WL0, the word line WL1, the word line WL2 and the word line WL3, and the drain line DL and the source line SL of the reading transistor are connected to the ground so that photoelectrons disappear by recombination.
- The pixel filling coefficient is defined as the ratio of the effective area of the light-sensing transistor in a pixel to the area of the pixel. In accordance with the same design rule, if the area of a single pixel is 2 um×2 um, the filling coefficient can up to 70% according to the pixels in the source/drain-shared array arrangement design provided by the present invention. The filling coefficient in the existing discrete drawing method is less than 60%. Moreover, as the pixel size is further reduced, the high filling coefficient in the present invention will be increased in comparison to the discrete drawing method.
- The 2×2 detector array provided by the present invention can increase the filling coefficient of pixels and improve the sensitivity of the detection units, because the change in the threshold voltage of the
reading transistor 2 and the number of photoelectrons collected by the light-sensing transistor 1 satisfies the following relationship: -
- where C1 represents the capacitance of the bottom insulating
dielectric layer 4 of the light-sensing transistor 1, C2 represents the capacitance between the charge coupledlayer 5 and thecontrol gate 7 of the light-sensing transistor 1, ΔQ represents the number of photoelectrons collected by the light-sensing transistor 1, and ΔVcg represents the change in the potential of the charge coupledlayer 5. The equivalent capacitance of the detection unit is shown inFIG. 7 . To simplify calculation, the remaining capacitances are not considered since they are negligible relative to C1 and C2. When the area of a single detection unit remains unchanged, the magnitude of the capacitance C2 remains unchanged, and the capacitance C1 increases with the increase of the pixel filling coefficient. Therefore, the coefficient -
- on the right of the equation increases with the increase of the filling coefficient, that is, since the gain of converting the unit charge into the voltage increases, the sensitivity of the detection unit is improved.
Claims (6)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201711458300.4 | 2017-12-28 | ||
CN201711458300.4A CN109979930B (en) | 2017-12-28 | 2017-12-28 | 2X 2 array layout based on composite dielectric grid photosensitive detector and working method |
PCT/CN2018/080131 WO2019127942A1 (en) | 2017-12-28 | 2018-03-23 | 2×2 array arrangement based on composite dielectric grating light-sensitive detector and working method |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200336685A1 true US20200336685A1 (en) | 2020-10-22 |
US11102438B2 US11102438B2 (en) | 2021-08-24 |
Family
ID=67064997
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/753,242 Active 2038-04-22 US11102438B2 (en) | 2017-12-28 | 2018-03-23 | 2×2 array arrangement based on composite dielectric gate photosensitive detector and operating method thereof |
Country Status (3)
Country | Link |
---|---|
US (1) | US11102438B2 (en) |
CN (1) | CN109979930B (en) |
WO (1) | WO2019127942A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN117319821A (en) * | 2023-11-30 | 2023-12-29 | 南京大学 | Composite dielectric gate double-transistor pixel reading circuit based on bias current source |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111146223B (en) * | 2019-12-10 | 2022-07-08 | 南京威派视半导体技术有限公司 | Wafer stacking structure of composite dielectric gate dual-device photosensitive detector |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5751631A (en) * | 1996-10-21 | 1998-05-12 | Liu; David K. Y. | Flash memory cell and a new method for sensing the content of the new memory cell |
US7038259B2 (en) * | 2003-10-22 | 2006-05-02 | Micron Technology, Inc. | Dual capacitor structure for imagers and method of formation |
KR100688589B1 (en) | 2006-03-10 | 2007-03-02 | 삼성전자주식회사 | Image sensor with improved fill factor and fabrication method thereof |
KR100898473B1 (en) | 2007-09-06 | 2009-05-21 | 주식회사 동부하이텍 | Image Sensor |
KR101563770B1 (en) * | 2009-02-18 | 2015-10-27 | 난징 유니버시티 | Photosensitive detector with composite dielectric gate mosfet and singal reading method thereof |
US8405751B2 (en) * | 2009-08-03 | 2013-03-26 | International Business Machines Corporation | Image sensor pixel structure employing a shared floating diffusion |
JP5659759B2 (en) * | 2010-12-10 | 2015-01-28 | セイコーエプソン株式会社 | Solid-state imaging device |
KR101845257B1 (en) | 2011-02-07 | 2018-04-04 | 삼성전자주식회사 | image sensor |
JP6003291B2 (en) * | 2011-08-22 | 2016-10-05 | ソニー株式会社 | Solid-state imaging device and electronic apparatus |
CN103165726B (en) * | 2011-12-14 | 2015-11-25 | 南京大学 | PN junction thin film transistor non-volatilisation photoelectric detector |
CN102938409B (en) * | 2012-11-07 | 2015-09-23 | 南京大学 | Based on pair transistor light-sensitive detector and the signal-obtaining way thereof of compound medium grid MOSFET |
US9165959B2 (en) * | 2013-02-25 | 2015-10-20 | Omnivision Technologies, Inc. | Image sensor with pixel units having mirrored transistor layout |
CN104867949A (en) * | 2014-02-21 | 2015-08-26 | 恒景科技股份有限公司 | Image sensor |
KR102524685B1 (en) * | 2015-04-07 | 2023-04-25 | 소니그룹주식회사 | Solid State Imaging Devices and Electronic Devices |
CN104900667B (en) * | 2015-05-06 | 2018-03-02 | 南京大学 | A kind of multi-modal pair transistor light-sensitive detector based on compound medium grid MOSFET |
KR102570346B1 (en) * | 2016-10-20 | 2023-08-25 | 에스케이하이닉스 주식회사 | Image Sensor Having Shields and Methods of Fabricating the Same |
-
2017
- 2017-12-28 CN CN201711458300.4A patent/CN109979930B/en active Active
-
2018
- 2018-03-23 US US16/753,242 patent/US11102438B2/en active Active
- 2018-03-23 WO PCT/CN2018/080131 patent/WO2019127942A1/en active Application Filing
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN117319821A (en) * | 2023-11-30 | 2023-12-29 | 南京大学 | Composite dielectric gate double-transistor pixel reading circuit based on bias current source |
Also Published As
Publication number | Publication date |
---|---|
CN109979930A (en) | 2019-07-05 |
CN109979930B (en) | 2020-12-04 |
WO2019127942A1 (en) | 2019-07-04 |
US11102438B2 (en) | 2021-08-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11342367B2 (en) | Photosensitive detector, imaging sensor chip formed using the photosentive detector, and detection method | |
US9761636B2 (en) | Image sensors including semiconductor channel patterns | |
US10868075B2 (en) | Dual-device photosensitive detection unit based on composite dielectric gate, detector and method thereof | |
US8513761B2 (en) | Backside illumination semiconductor image sensor | |
US20140159129A1 (en) | Near-infrared-visible light adjustable image sensor | |
KR100794873B1 (en) | Tailoring gate work-function in image sensors | |
US20020140009A1 (en) | CMOS image sensor and a fabrication method for the same | |
US6586789B1 (en) | Pixel image sensor | |
US7538373B2 (en) | Body potential imager cell | |
US10741593B1 (en) | Vertical transfer gate storage for a global shutter in an image sensor | |
US11101306B2 (en) | Image sensing device | |
US20200091212A1 (en) | Image sensor having p-type isolation structure | |
KR100614650B1 (en) | Image sensor and method for forming the same | |
US11102438B2 (en) | 2×2 array arrangement based on composite dielectric gate photosensitive detector and operating method thereof | |
US20220254822A1 (en) | Uttb photodetector pixel unit, array and method | |
CN110300272A (en) | The method that the imaging sensor in accumulating electrons and hole simultaneously is capable of in stacked chips imaging sensor and operation | |
CN108231810B (en) | Pixel unit structure for increasing suspended drain capacitance and manufacturing method | |
CN107948552B (en) | Image sensor and forming method thereof | |
CN111554699B (en) | Photosensitive detection unit, detector and method based on composite dielectric grating structure | |
CN112802861A (en) | Composite dielectric grid transverse collection photosensitive detection unit, detector and working method of detector | |
US20190393253A1 (en) | Image sensor | |
US20200273896A1 (en) | Image sensor devices and related methods | |
CN104576765B (en) | Light leakage storage capacitor construction and preparation method thereof | |
CN214152900U (en) | Composite dielectric grid transverse collection photosensitive detector | |
CN111146223B (en) | Wafer stacking structure of composite dielectric gate dual-device photosensitive detector |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NANJING UNIVERSITY, CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MA, HAOWEN;HUANG, ZHIJIAN;SHI, YI;AND OTHERS;REEL/FRAME:052299/0720 Effective date: 20200325 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: SMAL); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: APPLICATION DISPATCHED FROM PREEXAM, NOT YET DOCKETED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |