US20200303263A1 - Stacked vertical field-effect transistors with sacrificial layer patterning - Google Patents
Stacked vertical field-effect transistors with sacrificial layer patterning Download PDFInfo
- Publication number
- US20200303263A1 US20200303263A1 US16/360,353 US201916360353A US2020303263A1 US 20200303263 A1 US20200303263 A1 US 20200303263A1 US 201916360353 A US201916360353 A US 201916360353A US 2020303263 A1 US2020303263 A1 US 2020303263A1
- Authority
- US
- United States
- Prior art keywords
- layer
- sacrificial layer
- vertical
- effect transistor
- patterned
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005669 field effect Effects 0.000 title claims abstract description 70
- 238000000059 patterning Methods 0.000 title claims description 20
- 239000000463 material Substances 0.000 claims abstract description 101
- 239000004065 semiconductor Substances 0.000 claims abstract description 87
- 238000000034 method Methods 0.000 claims abstract description 65
- 230000000873 masking effect Effects 0.000 claims abstract description 59
- 239000010410 layer Substances 0.000 claims description 418
- 238000002955 isolation Methods 0.000 claims description 36
- 230000008569 process Effects 0.000 claims description 27
- 238000005530 etching Methods 0.000 claims description 24
- 239000011229 interlayer Substances 0.000 claims description 21
- 229910052710 silicon Inorganic materials 0.000 claims description 12
- 239000010703 silicon Substances 0.000 claims description 12
- 150000004767 nitrides Chemical class 0.000 claims description 8
- 125000006850 spacer group Chemical group 0.000 description 37
- 230000015572 biosynthetic process Effects 0.000 description 26
- 229910052751 metal Inorganic materials 0.000 description 22
- 239000002184 metal Substances 0.000 description 22
- 239000004020 conductor Substances 0.000 description 15
- 238000012545 processing Methods 0.000 description 14
- 238000000151 deposition Methods 0.000 description 13
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 11
- 239000002019 doping agent Substances 0.000 description 11
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 10
- 230000008021 deposition Effects 0.000 description 10
- 238000004519 manufacturing process Methods 0.000 description 9
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 7
- 238000005240 physical vapour deposition Methods 0.000 description 6
- 238000001020 plasma etching Methods 0.000 description 6
- 239000000758 substrate Substances 0.000 description 6
- 229910052581 Si3N4 Inorganic materials 0.000 description 5
- 239000000377 silicon dioxide Substances 0.000 description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 5
- 239000010936 titanium Substances 0.000 description 5
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- 238000000407 epitaxy Methods 0.000 description 3
- 229910052732 germanium Inorganic materials 0.000 description 3
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 3
- 239000000047 product Substances 0.000 description 3
- PFNQVRZLDWYSCW-UHFFFAOYSA-N (fluoren-9-ylideneamino) n-naphthalen-1-ylcarbamate Chemical compound C12=CC=CC=C2C2=CC=CC=C2C1=NOC(=O)NC1=CC=CC2=CC=CC=C12 PFNQVRZLDWYSCW-UHFFFAOYSA-N 0.000 description 2
- MARUHZGHZWCEQU-UHFFFAOYSA-N 5-phenyl-2h-tetrazole Chemical compound C1=CC=CC=C1C1=NNN=N1 MARUHZGHZWCEQU-UHFFFAOYSA-N 0.000 description 2
- 229910000838 Al alloy Inorganic materials 0.000 description 2
- 229910015900 BF3 Inorganic materials 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- 229910001069 Ti alloy Inorganic materials 0.000 description 2
- CFOAUMXQOCBWNJ-UHFFFAOYSA-N [B].[Si] Chemical compound [B].[Si] CFOAUMXQOCBWNJ-UHFFFAOYSA-N 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- WTEOIRVLGSZEPR-UHFFFAOYSA-N boron trifluoride Chemical compound FB(F)F WTEOIRVLGSZEPR-UHFFFAOYSA-N 0.000 description 2
- 239000007795 chemical reaction product Substances 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 229910052733 gallium Inorganic materials 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 238000011065 in-situ storage Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000004943 liquid phase epitaxy Methods 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 239000011777 magnesium Substances 0.000 description 2
- 239000011368 organic material Substances 0.000 description 2
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 2
- KJXBRHIPHIVJCS-UHFFFAOYSA-N oxo(oxoalumanyloxy)lanthanum Chemical compound O=[Al]O[La]=O KJXBRHIPHIVJCS-UHFFFAOYSA-N 0.000 description 2
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 2
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 238000003672 processing method Methods 0.000 description 2
- 238000001289 rapid thermal chemical vapour deposition Methods 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 238000004513 sizing Methods 0.000 description 2
- 238000004528 spin coating Methods 0.000 description 2
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- -1 titanium aluminum carbon Chemical compound 0.000 description 2
- 238000000038 ultrahigh vacuum chemical vapour deposition Methods 0.000 description 2
- 238000000927 vapour-phase epitaxy Methods 0.000 description 2
- 229910001928 zirconium oxide Inorganic materials 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910052580 B4C Inorganic materials 0.000 description 1
- 229910052582 BN Inorganic materials 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- XPDWGBQVDMORPB-UHFFFAOYSA-N Fluoroform Chemical compound FC(F)F XPDWGBQVDMORPB-UHFFFAOYSA-N 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 1
- 229910020286 SiOxNy Inorganic materials 0.000 description 1
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- XWCMFHPRATWWFO-UHFFFAOYSA-N [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] Chemical compound [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] XWCMFHPRATWWFO-UHFFFAOYSA-N 0.000 description 1
- CEPICIBPGDWCRU-UHFFFAOYSA-N [Si].[Hf] Chemical compound [Si].[Hf] CEPICIBPGDWCRU-UHFFFAOYSA-N 0.000 description 1
- ILCYGSITMBHYNK-UHFFFAOYSA-N [Si]=O.[Hf] Chemical compound [Si]=O.[Hf] ILCYGSITMBHYNK-UHFFFAOYSA-N 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- UQZIWOQVLUASCR-UHFFFAOYSA-N alumane;titanium Chemical compound [AlH3].[Ti] UQZIWOQVLUASCR-UHFFFAOYSA-N 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- VKJLWXGJGDEGSO-UHFFFAOYSA-N barium(2+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[Ti+4].[Ba+2] VKJLWXGJGDEGSO-UHFFFAOYSA-N 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- RWRIWBAIICGTTQ-UHFFFAOYSA-N difluoromethane Chemical compound FCF RWRIWBAIICGTTQ-UHFFFAOYSA-N 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(iv) oxide Chemical compound O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 238000007654 immersion Methods 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 238000001802 infusion Methods 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- 229910052746 lanthanum Inorganic materials 0.000 description 1
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 description 1
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 1
- JQJCSZOEVBFDKO-UHFFFAOYSA-N lead zinc Chemical compound [Zn].[Pb] JQJCSZOEVBFDKO-UHFFFAOYSA-N 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 239000007791 liquid phase Substances 0.000 description 1
- 239000012705 liquid precursor Substances 0.000 description 1
- 229910052749 magnesium Inorganic materials 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- VNWKTOKETHGBQD-UHFFFAOYSA-N methane Chemical compound C VNWKTOKETHGBQD-UHFFFAOYSA-N 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 239000000178 monomer Substances 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- 239000012071 phase Substances 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- UVGLBOPDEUYYCS-UHFFFAOYSA-N silicon zirconium Chemical compound [Si].[Zr] UVGLBOPDEUYYCS-UHFFFAOYSA-N 0.000 description 1
- 239000007790 solid phase Substances 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- VEALVRVVWBQVSL-UHFFFAOYSA-N strontium titanate Chemical compound [Sr+2].[O-][Ti]([O-])=O VEALVRVVWBQVSL-UHFFFAOYSA-N 0.000 description 1
- CZXRMHUWVGPWRM-UHFFFAOYSA-N strontium;barium(2+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[O-2].[Ti+4].[Sr+2].[Ba+2] CZXRMHUWVGPWRM-UHFFFAOYSA-N 0.000 description 1
- 229910052716 thallium Inorganic materials 0.000 description 1
- BKVIYDNLLOSFOA-UHFFFAOYSA-N thallium Chemical compound [Tl] BKVIYDNLLOSFOA-UHFFFAOYSA-N 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
- H01L21/28568—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System the conductive layers comprising transition metals
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8221—Three dimensional integrated circuits stacked in different levels
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823475—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823487—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of vertical transistor structures, i.e. with channel vertical to the substrate surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823878—Complementary field-effect transistors, e.g. CMOS isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823871—Complementary field-effect transistors, e.g. CMOS interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823885—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of vertical transistor structures, i.e. with channel vertical to the substrate surface
Definitions
- the present application relates to semiconductors, and more specifically, to techniques for forming semiconductor structures.
- Semiconductors and integrated circuit chips have become ubiquitous within many products, particularly as they continue to decrease in cost and size. There is a continued desire to reduce the size of structural features and/or to provide a greater number of structural features for a given chip size. Miniaturization, in general, allows for increased performance at lower power levels and lower cost. Present technology is at or approaching atomic level scaling of certain micro-devices such as logic gates, field-effect transistors (FETs), and capacitors.
- FETs field-effect transistors
- Embodiments of the invention provide techniques for forming contacts in stacked vertical transport field-effect transistors.
- a method of forming a semiconductor structure comprises forming a stacked vertical transport field-effect transistor structure comprising one or more vertical fins each comprising a first semiconductor layer providing a vertical transport channel for a lower vertical transport field-effect transistor, an isolation layer over the first semiconductor layer, and a second semiconductor layer over the isolation layer providing a vertical transport channel for an upper vertical transport field-effect transistor.
- a sacrificial layer is formed in contact with a source/drain region of the stacked vertical transport field-effect transistor structure and a masking layer is formed over the sacrificial layer. The masking layer defines a pattern to be patterned into the sacrificial layer.
- the sacrificial layer is patterned based on the masking layer to form a patterned sacrificial layer and the masking layer is removed.
- a portion of the stacked vertical transport field-effect transistor structure is etched down to a surface of the patterned sacrificial layer and the patterned sacrificial layer is removed to form a channel exposing the source/drain region.
- a contact material is formed in the etched portion of the stacked vertical transport field-effect transistor structure and in the channel. The contact material is formed in contact with the exposed source/drain region.
- a method of forming a semiconductor structure comprises forming a stacked vertical transport field-effect transistor structure comprising at least a first vertical fin and a second vertical fin, each vertical fin comprising a first semiconductor layer providing a vertical transport channel for a lower vertical transport field-effect transistor, an isolation layer over the first semiconductor layer, and a second semiconductor layer over the isolation layer providing a vertical transport channel for an upper vertical transport field-effect transistor.
- Top source/drain regions are formed on the first semiconductor layers of the first and second vertical fins below the isolation layers and a sacrificial layer is formed in contact with the top source/drain regions formed on the first semiconductor layers of the first and second vertical fins and below the isolation layers.
- a masking layer is formed over the sacrificial layer.
- the masking layer defines a pattern to be patterned into the sacrificial layer.
- the sacrificial layer is patterned based on the masking layer to form at least a first patterned sacrificial layer and a second patterned sacrificial layer.
- the first patterned sacrificial layer is in contact with the top source/drain region formed on the first semiconductor layer of the first vertical fin and the second patterned sacrificial layer is in contact with the top source/drain region formed on the first semiconductor layer of the second vertical fin.
- the masking layer is removed and an interlayer dielectric layer is formed on the stacked vertical transport field-effect transistor structure. The interlayer dielectric layer isolates the first patterned sacrificial layer from the second patterned sacrificial layer.
- a first portion of the stacked vertical transport field-effect transistor structure is etched down through the interlayer dielectric layer to expose a surface of the first patterned sacrificial layer and a second portion of the stacked vertical transport field-effect transistor structure is etched down through the interlayer dielectric layer to expose a surface of the second patterned sacrificial layer.
- the first patterned sacrificial layer is removed to form a first channel exposing the top source/drain region formed on the first semiconductor layer of the first vertical fin and the second patterned sacrificial layer is removed to form a second channel exposing the top source/drain region formed on the first semiconductor layer of the second vertical fin.
- a first contact material is formed in the etched first portion of the stacked vertical transport field-effect transistor structure and in the first channel.
- the first contact material is formed in contact with the exposed top source/drain region formed on the first semiconductor layer of the first vertical fin.
- a second contact material is formed in the etched second portion of the stacked vertical transport field-effect transistor structure and in the second channel. The second contact material is formed in contact with the exposed top source/drain region formed on the first semiconductor layer of the second vertical fin.
- a method of forming a semiconductor structure comprises forming a stacked vertical transport field-effect transistor structure comprising at least a first vertical fin and a second vertical fin, each vertical fin comprising a first semiconductor layer providing a vertical transport channel for a lower vertical transport field-effect transistor, an isolation layer over the first semiconductor layer, and a second semiconductor layer over the isolation layer providing a vertical transport channel for an upper vertical transport field-effect transistor.
- Top source/drain regions are formed on the first semiconductor layers of the first and second vertical fins below the isolation layers and a first sacrificial layer is formed in contact with the top source/drain regions formed on the first semiconductor layers of the first and second vertical fins and below the isolation layers.
- a first masking layer is formed over the first sacrificial layer.
- the first masking layer defines a pattern to be patterned into the first sacrificial layer.
- the first sacrificial layer is patterned based on the first masking layer to form a first patterned sacrificial layer.
- the first patterned sacrificial layer is in contact with the top source/drain region formed on the first semiconductor layer of the second vertical fin.
- the first masking layer is removed and an interlayer dielectric layer is formed on the stacked vertical transport field-effect transistor structure over the first patterned sacrificial layer.
- Bottom source/drain regions are formed on the second semiconductor layers of the first and second vertical fins above the isolation layers and the interlayer dielectric layer and a second sacrificial layer is formed on the interlayer dielectric layer and in contact with the bottom source/drain regions formed on the second semiconductor layers of the first and second vertical fins.
- a second masking layer is formed over the second sacrificial layer. The second masking layer defines a second pattern to be patterned into the second sacrificial layer. The second sacrificial layer is patterned based on the second masking layer to form a second patterned sacrificial layer.
- the second patterned sacrificial layer is in contact with the bottom source/drain region formed on the second semiconductor layer of the first vertical fin and is in contact with the bottom source/drain region formed on the second semiconductor layer of the second vertical fin.
- the second masking layer is removed and a portion of the stacked vertical transport field-effect transistor structure is etched down through the second patterned sacrificial layer and through the interlayer dielectric layer to expose a surface of the first patterned sacrificial layer and to expose a surface of the second patterned sacrificial layer.
- the first and second patterned sacrificial layers are removed to form channels exposing the top source/drain region formed on the first semiconductor layer of the second vertical fin and the bottom source/drain regions formed on the second semiconductor layers of the first and second vertical fins.
- a contact material is formed in the etched portion of the stacked vertical transport field-effect transistor structure and in the channels. The contact material is formed in contact with the exposed top source/drain region formed on the first semiconductor layer of the second vertical fin and the exposed bottom source/drain regions formed on the second semiconductor layers of the first and second vertical fins.
- FIG. 1 depicts a cross-sectional view of a stacked vertical transport field-effect transistor structure at an intermediate stage of fabrication, according to an embodiment of the invention.
- FIG. 2 depicts a top down view of the structure of FIG. 1 following formation of a first masking layer, according to an embodiment of the invention.
- FIG. 3 depicts a cross-sectional view of the structure of FIG. 2 along section line A-A′, according to an embodiment of the invention.
- FIG. 4 depicts a cross-sectional view of the structure of FIG. 2 along section line B-B′, according to an embodiment of the invention.
- FIG. 5 depicts a top down view of the structure of FIG. 2 following a patterning of a first sacrificial layer using the first masking layer and removal of the masking layer, according to an embodiment of the invention.
- FIG. 6 depicts a cross-sectional view of the structure of FIG. 5 along section line A-A′, according to an embodiment of the invention.
- FIG. 7 depicts a cross-sectional view of the structure of FIG. 5 along section line B-B′, according to an embodiment of the invention.
- FIG. 8 depicts a cross-sectional view of the structure of FIG. 6 following the formation of an ILD layer and a second sacrificial layer, according to an embodiment of the invention.
- FIG. 9 depicts a cross-sectional view of the structure of FIG. 7 following the formation of the ILD layer and the second sacrificial layer, according to an embodiment of the invention.
- FIG. 10 depicts a top down view of the structure of FIG. 8 following formation of a second masking layer over a portion of the second sacrificial layer, according to an embodiment of the invention.
- FIG. 11 depicts a cross-sectional view of the structure of FIG. 10 along section line A-A′, according to an embodiment of the invention.
- FIG. 12 depicts a cross-sectional view of the structure of FIG. 10 along section line B-B′, according to an embodiment of the invention.
- FIG. 13 depicts a top down view of the structure of FIG. 10 following a patterning of the second sacrificial layer using the second masking layer and removal of the second masking layer, according to an embodiment of the invention.
- FIG. 14 depicts a cross-sectional view of the structure of FIG. 13 along section line A-A′, according to an embodiment of the invention.
- FIG. 15 depicts a cross-sectional view of the structure of FIG. 13 along section line B-B′, according to an embodiment of the invention.
- FIG. 16 depicts a cross-sectional view of the structure of FIG. 14 following the formation of spacer layers, ILD layers, gate structures and etching and removal of the first and second sacrificial layers, according to an embodiment of the invention.
- FIG. 17 depicts a cross-sectional view of the structure of FIG. 15 following the formation of spacer layers, ILD layers, gate structures and etching and removal of the first and second sacrificial layers, according to an embodiment of the invention.
- FIG. 18 depicts a cross-sectional view of the structure of FIG. 16 following the formation of a contact material, according to an embodiment of the invention.
- FIG. 19 depicts a cross-sectional view of the structure of FIG. 17 following the formation of a contact material, according to an embodiment of the invention.
- FIG. 20 depicts a cross-sectional view of the structure of FIG. 17 following the formation of a contact material, according to an alternate embodiment of the invention.
- Illustrative embodiments of the invention may be described herein in the context of illustrative methods for forming contacts in stacked vertical transport field-effect transistors, along with illustrative apparatus, systems and devices formed using such methods. However, it is to be understood that embodiments of the invention are not limited to the illustrative methods, apparatus, systems and devices but instead are more broadly applicable to other suitable methods, apparatus, systems and devices.
- a field-effect transistor is a transistor having a source, a gate, and a drain, and having action that depends on the flow of carriers (electrons or holes) along a channel that runs between the source and drain. Current through the channel between the source and drain may be controlled by a transverse electric field under the gate.
- FETs are widely used for switching, amplification, filtering, and other tasks.
- FETs include metal-oxide-semiconductor (MOS) FETs (MOSFETs).
- CMOS Complementary MOS
- Source and drain regions of a FET are typically formed by adding dopants to target regions of a semiconductor body on either side of a channel, with the gate being formed above the channel.
- the gate includes a gate dielectric over the channel and a gate conductor over the gate dielectric.
- the gate dielectric is an insulator material that prevents large leakage current from flowing into the channel when voltage is applied to the gate conductor while allowing applied gate voltage to produce a transverse electric field in the channel.
- VTFETs Vertical transport FETs
- FinFETs fin field-effect transistors
- Stacking VTFETs may provide further advantages in reducing the area and enabling a denser circuit layout. Due to the vertical integration nature of vertically stacked VTFETs, however, the middle-of-line (MOL) metal connection to the VTFET devices is very challenging. Illustrative embodiments provide a sacrificial oxide patterning process during fabrication of stacked VTFETs to enable improved and simplified patterning for later metal fill as will be described in further detail below.
- FIG. 1 shows a schematic cross-sectional view 100 (Y-Z plane) of a stacked VTFET structure at an intermediate stage of fabrication.
- the stacked VTFET structure of FIG. 1 includes a substrate 102 and vertical fins 103 - 1 , 103 - 2 , 103 - 3 and 103 - 4 (collectively, vertical fins 103 ) formed over the substrate 102 .
- the vertical fins 103 - 1 and 103 - 2 are separated by a first isolation layer 104 - 1
- the vertical fins 103 - 3 and 103 - 4 are separated by a second isolation layer 104 - 2 .
- the first and second isolation layers 104 - 1 and 104 - 2 may be formed from a same starting layer.
- the vertical fins 103 provide vertical transport channels for respective VTFETs.
- the vertical fin 103 - 1 provides a vertical transport channel for a first “lower” VTFET
- the vertical fin 103 - 2 provides a vertical transport channel for a first “upper” VTFET
- the vertical fin 103 - 3 provides a vertical transport channel for a second “lower” VTFET
- the vertical fin 103 - 4 provides a vertical transport channel for a second “upper” VTFET.
- the vertical fins 103 provide vertical transport channels for a same type of VTFET (e.g., one of nFETs and pFETs). In other embodiments, different ones of the vertical fins 103 provide vertical transport channels for different types of VTFETs. For example, the vertical fins 103 - 1 and 103 - 2 may provide vertical transport channels for one of nFET and pFET VTFETs, while the vertical fins 103 - 3 and 103 - 4 provide vertical transport channel for the other one of nFET and pFET VTFETs.
- the vertical fins 103 - 1 and 103 - 3 may provide vertical transport channels for one of nFET and pFET VTFETs while the vertical fins 103 - 2 and 103 - 4 (e.g., for the “upper” VTFETs) provide vertical transport channels for the other one of nFET and pFET VTFETs.
- the vertical fins 103 - 1 and 103 - 3 may provide vertical transport channels for one of nFET and pFET VTFETs while the vertical fins 103 - 2 and 103 - 4 (e.g., for the “upper” VTFETs) provide vertical transport channels for the other one of nFET and pFET VTFETs.
- the vertical fins 103 - 1 and 103 - 3 may provide vertical transport channels for one of nFET and pFET VTFETs
- the vertical fins 103 - 2 and 103 - 4 may provide vertical transport channels for the other one of nFET and
- the vertical fins 103 - 1 and 103 - 3 have a first, wider thickness (in direction Y) for the lower VTFETs and the vertical fins 103 - 2 and 103 - 4 have a second, narrower thickness (in direction Y) for the upper VTFETs.
- the horizontal width or thickness (in direction Y) of the vertical fins 103 - 1 and 103 - 3 for the lower VTFETs is in the range of 5 to 12 nm and the horizontal width or thickness (in direction Y) of the vertical fins 103 - 2 and 103 - 4 for the upper VTFETs is in the range of 4 to 10 nm.
- the height or vertical thickness (in direction Z) of the vertical fins 103 - 1 and 103 - 3 may be in the range of 30 to 70 nm.
- the height or vertical thickness (in direction Z) of the vertical fins 103 - 2 and 103 - 4 as measured from a top surface of the isolation layers 104 , may be in the range of 30 to 70 nm.
- the substrate 102 and vertical fins 103 may be formed of any suitable semiconductor structure, including various silicon-containing materials including but not limited to silicon (Si), silicon germanium (SiGe), silicon germanium carbide (SiGeC), silicon carbide (SiC) and multi-layers thereof.
- silicon is the predominantly used semiconductor material in wafer fabrication, alternative semiconductor materials can be employed as additional layers, such as, but not limited to, germanium (Ge), gallium arsenide (GaAs), gallium nitride (GaN), SiGe, cadmium telluride (CdTe), zinc selenide (ZnSe), etc.
- the starting structure includes the substrate 102 , the isolation layer 104 and an additional semiconductor layer (e.g., which provides material for the vertical fins 103 - 2 and 103 - 4 ).
- the vertical fins 103 may be formed using sidewall image transfer (SIT) or other suitable techniques such as lithography and etching including reactive-ion etching (RIE), etc. This may involve patterning a hardmask layer (e.g., formed of a nitride such as silicon nitride (SiN)) over the additional semiconductor layer to form hardmask layers 105 - 1 and 105 - 2 and then etching down to isolation layer 104 to form vertical fins 103 - 2 and 103 - 4 .
- a hardmask layer e.g., formed of a nitride such as silicon nitride (SiN)
- Sidewall spacers 107 - 1 and 107 - 2 are then formed using conventional techniques, and further etching is performed using hardmask layers 105 - 1 and 105 - 2 and sidewall spacers 107 as a pattern to etch down the isolation layer 104 and substrate 102 to form fins 103 - 1 and 103 - 3 .
- the lower VTFETs may be formed first, followed by deposition of the isolation layer 104 and then subsequent formation of the upper VTFETs.
- the isolation layer 104 may be formed of an insulating material such as silicon dioxide (SiO 2 ), SiN, silicon oxycarbide (SiOC), etc.
- the isolation layer 104 may have a height or vertical thickness (in direction Z) in the range of 10 to 20 nm.
- FIG. 1 shows an example where just two sets of vertical fins are formed (e.g., vertical fins 103 - 1 and 103 - 2 , and vertical fins 103 - 3 and 103 - 4 ), it should be appreciated that more or fewer than two sets of vertical fins may be formed depending on the desired number of VTFETs for the resulting structure.
- FIG. 1 illustrates stacking just two VTFETs, it should be appreciated that three or more VTFETs may be stacked on top of one another.
- the FIG. 1 VTFET structure at the intermediate stage of fabrication further includes bottom source/drain regions 106 - 1 and 106 - 2 (collectively, bottom source/drain regions 106 ) for the lower VTFETs.
- the bottom source/drain regions 106 are disposed below portions of the vertical fins 103 - 1 and 103 - 3 as illustrated.
- the bottom source/drain regions 106 may have a height or vertical thickness (in direction Z) in the range of 15 to 30 nm.
- the bottom source/drain regions 106 may have a width or horizontal thickness (in direction Y) in the range of 40 to 60 nm.
- the bottom source/drain regions 106 may be formed, for example, by implantation of a suitable dopant, such as using ion implantation, gas phase doping, plasma doping, plasma immersion ion implantation, cluster doping, infusion doping, liquid phase doping, solid phase doping, etc.
- a suitable dopant such as using ion implantation, gas phase doping, plasma doping, plasma immersion ion implantation, cluster doping, infusion doping, liquid phase doping, solid phase doping, etc.
- N-type dopants may be selected from a group of phosphorus (P), arsenic (As) and antimony (Sb), and p-type dopants may be selected from a group of boron (B), boron fluoride (BF 2 ), gallium (Ga), indium (In), and thallium (Tl).
- the bottom source/drain regions 106 may also be formed by an epitaxial growth process.
- the epitaxy process comprises in-situ doping (dopants are incorporated in epitaxy material during epitaxy).
- Epitaxial materials may be grown from gaseous or liquid precursors. Epitaxial materials may be grown using vapor-phase epitaxy (VPE), molecular-beam epitaxy (MBE), liquid-phase epitaxy (LPE), rapid thermal chemical vapor deposition (RTCVD), metal organic chemical vapor deposition (MOCVD), ultra-high vacuum chemical vapor deposition (UHVCVD), low-pressure chemical vapor deposition (LPCVD), limited reaction processing CVD (LRPCVD), or other suitable processes.
- VPE vapor-phase epitaxy
- MBE molecular-beam epitaxy
- LPE liquid-phase epitaxy
- RTCVD rapid thermal chemical vapor deposition
- MOCVD metal organic chemical vapor deposition
- UHVCVD ultra-high vacuum chemical vapor deposition
- LPCVD low-pressure chemical vapor deposition
- Epitaxial silicon, silicon germanium (SiGe), germanium (Ge), and/or carbon doped silicon (Si:C) silicon can be doped during deposition (in-situ doped) by adding dopants, such as n-type dopants (e.g., phosphorus or arsenic) or p-type dopants (e.g., boron or gallium), depending on the type of transistor.
- dopant concentration can range from 1 ⁇ 10 19 cm ⁇ 3 to 3 ⁇ 10 21 cm ⁇ 3 , or preferably between 2 ⁇ 10 20 cm ⁇ 3 to 3 ⁇ 10 21 cm ⁇ 3 .
- the bottom/source drain regions 106 are surrounded by a shallow trench isolation (STI) layer 108 .
- the STI layer 108 may have a height or vertical thickness (in direction Z) in the range of 50 to 400 nm.
- a bottom spacer 110 for the lower VTFETs is formed surrounding a portion of the vertical fins 103 - 1 and 103 - 2 above the bottom source/drain regions 106 and the STI layer 108 .
- the bottom spacer 110 may be formed using various processing, such as non-conformal deposition and etch-back processing (e.g., physical vapor deposition (PVD), high density plasma (HDP) deposition, etc.).
- the bottom spacer 110 may be formed of a dielectric material such as SiO 2 , SiN, silicon carbide oxide (SiCO), silicon boron carbide nitride (SiBCN), etc.
- the bottom spacer 110 may have a height or vertical thickness (in direction Z) in the range of 3 to 10 nm.
- the gate stack includes gate dielectric layers 112 - 1 and 112 - 2 (collectively, gate dielectric layers 112 ) and gate conductor layers 114 - 1 and 114 - 2 (collectively, gate conductor layers 114 ).
- the gate dielectric layers 112 may be formed of a high-k dielectric material.
- high-k materials include but are not limited to metal oxides such as hafnium oxide (HfO 2 ), hafnium silicon oxide (Hf—Si—O), hafnium silicon oxynitride (HfSiON), lanthanum oxide (La 2 O 3 ), lanthanum aluminum oxide (LaAlO 3 ), zirconium oxide (ZrO 2 ), zirconium silicon oxide, zirconium silicon oxynitride, tantalum oxide (Ta 2 O 5 ), titanium oxide (TiO 2 ), barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide (Y 2 O 3 ), aluminum oxide (Al 2 O 3 ), lead scandium tantalum oxide, and lead zinc niobate.
- the high-k material may further include dopants such as lanthanum (La), aluminum (Al), and magnesium (Mg).
- the gate conductor layers 114 may include a metal gate or work function metal (WFM).
- WFM metal gate or work function metal
- the gate conductor layers 114 are formed using atomic layer deposition (ALD) or another suitable process.
- the WFM for the gate conductor may be titanium (Ti), aluminum (Al), titanium aluminum (TiAl), titanium aluminum carbon (TiAlC), a combination of Ti and Al alloys, a stack which includes a barrier layer (e.g., of titanium nitride (TiN) or another suitable material) followed by one or more of the aforementioned WFM materials, etc.
- the WFM for the gate conductor may be TiN, tantalum nitride (TaN), or another suitable material.
- the pFET WFM may include a metal stack, where a thicker barrier layer (e.g., of TiN, TaN, etc.) is formed followed by a WFM such as Ti, Al, TiAl, TiAlC, or any combination of Ti and Al alloys. It should be appreciated that various other materials may be used for the gate conductor as desired.
- the gate conductor layers 114 may have a horizontal width or thickness (in direction Y) in the range of 5 to 20 nm.
- the gate stack (e.g., the gate dielectric layers 112 and gate conductor layers 114 may collectively have a height or vertical thickness (in direction Z) in the range of 10 to 30 nm on vertical sidewalls of the vertical fins 103 - 1 and 103 - 3 .
- ILD interlayer dielectric
- the ILD 116 may be formed of any suitable isolation material, such as SiO 2 , SiOC, SiON, etc.
- Top spacer 118 for the lower VTFETs is formed surrounding a portion of the vertical sidewalls of the vertical fins 103 - 1 and 103 - 3 above the ILD 116 .
- the top spacer 118 may be formed of similar materials and with similar sizing as that described above with respect to bottom spacer 110 .
- Top source/drain regions 120 - 1 and 120 - 2 (collectively, top source/drain regions 120 ) of the lower VTFETs are formed over the top spacer 118 and surround the remaining portion of the vertical sidewalls of the vertical fins 103 - 1 and 103 - 3 .
- the top source/drain regions 120 may be formed of similar materials and with similar processing as that described above with respect to bottom source/drain regions 106 .
- the top source/drain regions 120 may have a height or vertical thickness (in direction Z) in the range of 10 to 30 nm, and may have a width or horizontal thickness (in direction Y) in the range of 5 to 15 nm.
- a sacrificial layer 122 is formed on top spacer 118 adjacent top source/drain regions 120 - 1 and 120 - 2 .
- the sacrificial material of the sacrificial layer 122 comprises a material that may be etched selective from silicon and nitride materials.
- the sacrificial material of the sacrificial layer 122 may comprise a material such as, e.g., a silicon oxide, a silicon germanium alloy, an amorphous germanium, or other material that can be etched selective to silicon and nitride materials.
- the sacrificial layer 122 may be formed, for example, by depositing a sacrificial material across the structure using a directional deposition technique such as, e.g., a physical vapor deposition (PVD) process, a high density plasma (HDP) chemical vapor deposition (CVD) process (HDPCVD), or other similar processes.
- a directional deposition technique such as, e.g., a physical vapor deposition (PVD) process, a high density plasma (HDP) chemical vapor deposition (CVD) process (HDPCVD), or other similar processes.
- the parameters of the HDP deposition are tuned to achieve a directional deposition of sacrificial material wherein the deposition rate of the sacrificial material on horizontal surfaces is greater than the deposition rate of sacrificial material on vertical surfaces.
- An etch back process is performed to remove sacrificial material on the vertical surfaces.
- a HDPCVD or physical vapor deposition (PVD) process can be used for directional film deposition, and an isotropic etch that is selective to the sacrificial material can be used to remove the (thinner) sacrificial material that is deposited on the vertical surfaces.
- PVD physical vapor deposition
- FIG. 2 shows a top-down view
- FIGS. 3 and 4 show cross-sectional views of the FIG. 1 structure following formation of organic planarizing layers (OPL) 124 - 1 and 124 - 2 (collectively OPL 124 ) on sacrificial layer 122 .
- OPL organic planarizing layers
- FIG. 2 is a top-down view in the X-Y plane
- FIG. 3 is a cross-sectional view in the Z-Y plane along section line A-A′ of FIG. 2
- FIG. 4 is a cross-sectional view in the Z-Y plane along section line B-B′ of FIG. 2 .
- the OPL 124 is formed over the sacrificial layer 122 using known organic materials and techniques.
- the OPL 124 may comprise a resin material that is applied by spin coating and baked to enhance planarization.
- the OPL 124 may comprise a liquid monomer that is applied by spin coating and photochemically hardened.
- the OPL 124 may be patterned using lithographic techniques.
- OPL 124 - 1 may be patterned to form an etch mask over a portion of fins 103 - 1 and 103 - 2 near section line A-A′ but not the portion of fins 103 - 3 and 103 - 4 near section A-A′.
- OPL 124 - 1 does not form an etch mask over a portion of fins 103 - 1 and 103 - 2 and fins 103 - 3 and 103 - 4 near section line B-B′.
- OPL 124 - 2 may be patterned to form an etch mask over a portion of fins 103 - 3 and 103 - 3 near section line B-B′ but not the portion of fins 103 - 1 and 103 - 2 near section A-A′.
- OPL 124 - 2 does not form an etch mask over a portion of fins 103 - 3 and 103 - 4 and fins 103 - 1 and 103 - 2 near section line A-A′.
- OPL 124 - 1 and OPL 124 - 2 are patterned in rectangular shapes which are transferred to sacrificial layers 122 .
- the rectangular shape provides an ease of use in lithographic patterning and a simplicity in the masking process.
- the use of an EPI-based extremely low resistance source/drain material for source/drain regions 120 - 1 and 120 - 2 reduces the contact area that is required for later metallization such that only a portion of the source/drain regions 120 - 1 and 120 - 2 along the length of the fins 103 - 1 and 103 - 3 need be contacted instead of the entire length of the fins.
- the use of the patterned rectangular shapes provides for better control of the contact area of the source/drain regions 120 - 1 and 120 - 2 .
- FIG. 5 shows a top-down view
- FIGS. 6 and 7 show cross-sectional views of the structure of FIGS. 2-4 following an etching process that has etched the exposed portions of sacrificial layer 122 according to the etch mask pattern of OPL 124 - 1 and OPL 124 - 2 to form sacrificial layers 122 - 1 and 122 - 2 .
- the etching process may be selective to the OPL 124 , top source/drain regions 120 - 1 and 120 - 2 , and top spacer 118 .
- the sacrificial layers 122 - 1 and 122 - 2 are removed during later processing to form a contact to the top source/drain regions 120 - 1 and 120 - 2 .
- the top source/drain region 120 - 1 of the fin 103 - 1 will be contacted along section line A-A′ while the top source/drain region 120 - 2 of the fin 103 - 3 will be contacted along section line B-B′.
- FIGS. 8 and 9 show cross-sectional views of the structure of FIGS. 5-7 following formation of an ILD layer 126 surrounding the top source/drain regions 120 , sacrificial layers 122 - 1 and 122 - 2 , and insulating layer 104 ; the removal of sidewall spacers 107 ( FIG.
- FIG. 8 is a cross-sectional view along section line A-A′ and FIG. 9 is a cross-sectional view along section line B-B′.
- the ILD layer 126 may be formed of similar materials and in a similar manner as described above with respect to ILD 116 , and may have a height or vertical thickness (in direction Z) in the range of 20 to 40 nm.
- the temporary oxide layer (not shown) is formed using well known materials and techniques.
- the temporary oxide layer may be deposited using any of the above described deposition techniques to a predetermined thickness.
- a dielectric layer is deposited on the exposed surfaces of fins 103 - 2 and 103 - 4 , hardmask layers 105 - 1 and 105 - 2 , and the temporary oxide layer, and portions of the dielectric layer are removed to form sidewall spacers 128 - 1 and 128 - 2 (collectively 128 ) from the material remaining on the vertical surfaces of each of the fins 103 - 2 and 103 - 4 and hardmask layers 105 - 1 and 105 - 2 .
- horizontal portions of the dielectric layer are removed in an RIE process.
- the RIE process can be performed using, for example, CH 4 , CHF 3 , or CH 2 F 2 chemistry.
- the dielectric layer comprises for example, SiN, silicon boron nitride (SiBN), siliconborocarbonitride (SiBCN) or some other dielectric, and has a thickness of about 2 nm to about 10 nm.
- the temporary oxide layer is then removed, for example, using an etching process selective to the sidewall spacers 128 , hardmask layers 105 , and ILD layer 126 to expose the surface of ILD layer 126 and portions of the vertical sidewalls of the vertical fins 103 - 2 and 103 - 4 .
- the bottom source/drain regions 130 - 1 and 130 - 2 are formed over the ILD layer 126 and surrounding the portions of the vertical sidewalls of the vertical fins 103 - 2 and 103 - 4 .
- the bottom source/drain regions 130 may be formed of similar materials and with similar processing as that described above with respect to bottom source/drain regions 106 .
- the bottom source/drain regions 130 may have a height or vertical thickness (in direction Z) in the range of 10 to 30 nm, and may have a width or horizontal thickness (in direction Y) in the range of 5 to 15 nm.
- Sacrificial layer 132 is formed over ILD layer 126 adjacent bottom source/drain regions 130 - 1 and 130 - 2 .
- the sacrificial layer 132 may be formed of similar materials and with similar processing as that described above with respect to sacrificial layer 122 and may have a thickness similar to that of bottom source/drain regions 130 .
- FIG. 10 shows a top-down view
- FIGS. 11 and 12 show cross-sectional views of the structure of FIGS. 8 and 9 following formation of an OPL 134 on sacrificial layer 132 .
- FIG. 10 is a top-down view in the X-Y plane
- FIG. 11 is a cross-sectional view in the Z-Y plane along section line A-A′
- FIG. 12 is a cross-sectional view in the Z-Y plane along section line B-B′.
- the OPL 134 is formed over the sacrificial layer 132 and patterned using known organic materials and techniques similar to that described above with respect to OPL 124 .
- OPL 134 may be patterned to form an etch mask over a portion of fins 103 - 1 and 103 - 2 near section line B-B′ and over a portion of fins 103 - 3 and 103 - 4 near section B-B′ but not over a portion of fins 103 - 1 , 103 - 2 , 103 - 3 , and 103 - 4 near section line A-A′.
- OPL 134 extends between fin 103 - 2 to fin 103 - 4 along section line the B-B′.
- OPL 134 is patterned in a rectangular shape which is transferred to sacrificial layer 132 , similar to OPL 124 .
- FIG. 13 shows a top-down view and FIGS. 14 and 15 show cross-sectional views of the structure of FIGS. 10-12 following an etching process that has etched the exposed portions of sacrificial layer 132 according to the etch mask pattern of OPL 134 to form a sacrificial layer 132 - 1 .
- the etching process may be selective to the OPL 134 , bottom source/drain regions 130 - 1 and 130 - 2 , and ILD layer 126 .
- the sacrificial layer 132 - 1 is removed during later processing to form a contact to the bottom source/drain regions 130 - 1 and 130 - 2 .
- the bottom source/drain region 130 - 1 of the fin 103 - 2 and bottom source/drain region 130 - 2 of the fin 103 - 4 will be connected by contact material along section line B-B′.
- FIGS. 16 and 17 show cross-sectional views of the structure of FIGS. 13-15 following the removal of sidewall spacers 128 and hardmask layers 105 ; the formation of a bottom spacer 136 surrounding bottom source/drain regions 130 and sacrificial layer 132 - 1 ; the formation of the gate stack for the upper VTFETs; the formation of ILD 142 ; the formation of top spacer 144 ; the formation of top source/drain regions 146 - 1 and 146 - 2 ; the formation of ILD 148 ; patterning a mask layer over the top surface of the ILD 148 ; and exposing a portion of the ILD 148 followed by RIE or other suitable processing to remove exposed portions of the ILD layer 148 , top spacer 144 , ILD layer 142 , sacrificial layer 132 - 1 , bottom spacer 136 , ILD 126 and sacrificial layers 122 - 1 and 122 - 2 .
- Sidewall spacers 128 and hardmask layers 105 may be removed using a planarizing process such as, e.g., CMP, or a selective etching process that is selective to ILD layer 126 , bottom source/drain regions 130 , and sacrificial layer 132 .
- a planarizing process such as, e.g., CMP, or a selective etching process that is selective to ILD layer 126 , bottom source/drain regions 130 , and sacrificial layer 132 .
- Bottom spacer 136 is formed surrounding the bottom source/drain regions 130 and a portion of the vertical sidewalls of the vertical fins 103 - 2 and 103 - 4 above top surface of the bottom source/drain regions 130 .
- the bottom spacer 136 may be formed of similar materials as the bottom spacer 110 .
- the bottom spacer 136 may have a height or vertical thickness (in direction Z) in the range of 10 to 30 nm, provided that the bottom spacer 136 must be formed with a greater height than that of the bottom source/drain regions 130 so as to provide a buffer between the bottom source/drain regions 130 and the gate stack of the upper VTFETs.
- the gate stack for the upper VTFETs is formed surrounding a portion of the vertical sidewalls of the vertical fins 103 - 2 and 103 - 4 above the bottom spacer 136 .
- the gate stack for the upper VTFETs similar to the gate stack for the lower VTFETs, includes gate dielectric layers 138 - 1 and 138 - 2 (collectively, gate dielectric layers 138 ) and gate conductor layers 140 - 1 and 140 - 2 (collectively, gate conductor layers 140 ).
- the gate dielectric layers 138 and gate conductor layers 140 may be formed of similar materials, with similar processing and similar sizing as that described above with respect to the gate dielectric layers 112 and gate conductor layers 114 of the lower VTFETs.
- an interfacial layer may be formed between the gate stacks and the sidewalls of the vertical fins 103 .
- the interfacial layer may be formed of SiO 2 or another suitable material such as silicon oxynitride (SiO x N y ).
- the interfacial layer may have a width or horizontal thickness (in direction Y) ranging from 0.5 nm to 1.5 nm.
- ILD 142 is formed surrounding the gate stack of the upper VTFETs.
- the ILD 142 may be formed of similar materials as that described above with respect to the ILD 116 .
- Top spacer 144 for the upper VTFETs is formed over the gate stack and ILD 142 surrounding portions of sidewalls of the vertical fins 103 - 2 and 103 - 4 .
- the top spacer 144 may be formed of similar materials as the bottom spacer 110 .
- the top spacer 144 may have a height or vertical thickness (in direction Z) in the range of 10 to 30 nm.
- Top source/drain regions 146 - 1 and 146 - 2 are formed over the top surfaces of the vertical fins 103 - 2 and 103 - 4 as shown.
- the top source/drain regions 146 may be formed of similar materials and using similar processing as that described above with respect to bottom source/drain regions 106 .
- the top source/drain regions 146 may have a height or vertical thickness (in direction Z) in the range of 10 to 30 nm, and may have a width or horizontal thickness (in direction Y) in the range of 10 to 30 nm.
- ILD 148 is formed surrounding the top source/drain regions 146 .
- the ILD 148 may be formed of similar materials as those described above with respect to the ILD 116 .
- the ILD 148 overfills the structure, and has a height or vertical thickness (in direction Z) that exceeds the top surfaces of the top source/drain regions 146 , such as a height or vertical thickness in the range of 30 to 70 nm.
- a mask layer is patterned over the top surface of the ILD 148 , exposing portions of the ILD 148 corresponding to portions of sacrificial layers 132 - 1 , 122 - 1 , and 122 - 2 , followed by ME or other suitable processing to remove exposed portions of the ILD layer 148 , top spacer 144 , ILD layer 142 , sacrificial layer 132 - 1 , bottom spacer 136 , ILD 126 and the upper surfaces of sacrificial layers 122 - 1 and 122 - 2 .
- a first channel may be formed by the RIE process that exposes the upper surface of sacrificial layer 122 - 1 and a second channel, separate from the first channel, may be formed by the ME process that exposes sacrificial layer 132 - 1 and the upper surface of sacrificial layer 122 - 2 .
- the remaining portions of the sacrificial layers 132 - 1 , 122 - 1 and 122 - 2 are then removed using an etch process that removes the sacrificial material of these layers selective to the materials of the layers 118 , 126 , 130 , 136 , 140 , 142 , 144 and 148 .
- the layers 118 , 126 , 130 , 136 , 140 , 142 , 144 and 148 are formed of nitride-based materials or other materials, while the sacrificial material of the sacrificial layers 122 - 1 , 122 - 2 , and 132 - 1 are oxide-based materials.
- the etch used to remove the remaining portions of the sacrificial layers 122 - 1 , 122 - 2 , and 132 - 1 may be a selective wet etch, a non-directional dry etch, or other similar etches that may etch oxide-based materials selective to other materials such as nitride-based materials.
- FIGS. 18 and 19 show cross-sectional views of the structure of FIGS. 16 and 17 following a fill of the first and second channels with contact material 150 - 1 and 150 - 2 (collectively contact material 150 ), e.g., contact stud metal fill.
- FIG. 18 is taken along the A-A′ cross section of FIGS. 2, 5, and 10 .
- FIG. 19 is taken along the B-B′ cross section of FIGS. 2, 5, and 10 .
- the contact material 150 may be tungsten (W), cobalt (Co), or another suitable material.
- any overburden contact material may be planarized down to the upper surface of ILD layer 148 . As shown in FIG.
- contact material 150 - 1 is filled into the first channel to the exposed surface of source/drain region 120 - 1 forming a metal contact for source/drain region 120 - 1 .
- contact material 150 - 2 is filled into the second channel to the exposed surfaces of source/drain region 120 - 2 , 130 - 1 and 130 - 2 forming a metal contact connecting source/drain regions 120 - 2 , 130 - 1 , and 130 - 2 .
- FIGS. 1-19 illustrate the formation of shared contacts to the bottom source/drain regions 130 - 1 and 130 - 2 of the upper VTFETs and the top source/drain region 120 - 2 of one of the lower VTFETs
- similar processing may be used to form contacts to other combinations of the bottom and top source/drain regions of the upper and lower VTFETs of a stacked VTFET structure.
- Various examples of such alternatives will now be described.
- FIG. 20 shows a cross-sectional view of the structure of FIGS. 16 and 17 following a fill of a channel with contact material 150 - 3 according to an alternative embodiment.
- FIG. 20 is taken along the B-B′ cross section of FIGS. 2, 5, and 10 .
- contact material 150 - 3 is filled into a channel that exposes only source/drain region 130 - 1 to form a metal contact for source/drain region 130 - 1 that is not connected directly to source/drain regions 120 - 2 and 130 - 2 via the contact material.
- a separate channel may be filled with contact material that forms a metal contact for one or both of source/drain regions 120 - 2 and 130 - 2 separate from source/drain region 130 - 1 along the B-B′ cross section of FIGS. 2, 5, and 10 .
- FIGS. 1-20 are presented to show examples of MOL contact formation for stacked VTFET structures.
- the particular numbers of bottom and top source/drain regions that are contacted in a particular embodiment may vary as desired based on the type of structure that is to be formed.
- the embodiment of FIGS. 1-19 illustrates the formation of a stacked VTFET having, for example a PFET disposed over an NFET that may form a particular kind of gate such as, e.g., a NAND gate.
- a stacked VTFET having, for example a PFET disposed over an NFET that may form a particular kind of gate such as, e.g., a NAND gate.
- other combinations of the bottom and top source/drain regions of the upper and lower VTFET structures may include shared contacts.
- the metal contact to the source/drain region spans the entire length of the fin and is disposed on both sides of the source/drain region, e.g., wrapping around the source/drain region.
- One reason for such a configuration is to reduce the parasitic resistance between the source/drain region and the metal contact.
- a source/drain region formed by dopant diffusion having low resistance required needs to have a larger contact area between the metal contact and the source/drain region.
- an epi-based extremely low resistance source/drain material may be used in the source/drain region that reduces the parasitic resistance between the metal contact and the source/drain region. Because of this, the required contact area between the metal contact and the source/drain region may be reduced.
- Illustrative embodiments disclose VTFET fabrication processes that reduce the contact area between the source/drain region and the metal contact as compared to the above mentioned VTFET fabrication processes, for example, using the rectangular patterning of sacrificial material as described above. Using this patterning, the metal contact may be formed to make contact with the source/drain region on a single side, instead of wrapping the metal contact around the source/drain region and contacting it on both sides of the fin.
- the metal contact may be formed to make contact with only a portion of the length of the fin, e.g., a portion of the length in the X direction, instead of the entire length of the fin.
- the sacrificial layer such that the metal contact is later formed on only a portion of the fin, other metal contacts may also be formed which also contact the source/drain region at a different portion or on the other side which provides for increased design capabilities and options when designing the VTFET.
- Suitable hardware and systems for implementing embodiments of the invention may include, but are not limited to, sensors and sensing devices, personal computers, communication networks, electronic commerce systems, portable communications devices (e.g., cell and smart phones), solid-state media storage devices, functional circuitry, etc.
- Systems and hardware incorporating the semiconductor devices are contemplated embodiments of the invention. Given the teachings provided herein, one of ordinary skill in the art will be able to contemplate other implementations and applications of embodiments of the invention.
- the resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form.
- the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher-level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections).
- the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
- the end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
Abstract
Description
- The present application relates to semiconductors, and more specifically, to techniques for forming semiconductor structures. Semiconductors and integrated circuit chips have become ubiquitous within many products, particularly as they continue to decrease in cost and size. There is a continued desire to reduce the size of structural features and/or to provide a greater number of structural features for a given chip size. Miniaturization, in general, allows for increased performance at lower power levels and lower cost. Present technology is at or approaching atomic level scaling of certain micro-devices such as logic gates, field-effect transistors (FETs), and capacitors.
- Embodiments of the invention provide techniques for forming contacts in stacked vertical transport field-effect transistors.
- In one embodiment, a method of forming a semiconductor structure comprises forming a stacked vertical transport field-effect transistor structure comprising one or more vertical fins each comprising a first semiconductor layer providing a vertical transport channel for a lower vertical transport field-effect transistor, an isolation layer over the first semiconductor layer, and a second semiconductor layer over the isolation layer providing a vertical transport channel for an upper vertical transport field-effect transistor. A sacrificial layer is formed in contact with a source/drain region of the stacked vertical transport field-effect transistor structure and a masking layer is formed over the sacrificial layer. The masking layer defines a pattern to be patterned into the sacrificial layer. The sacrificial layer is patterned based on the masking layer to form a patterned sacrificial layer and the masking layer is removed. A portion of the stacked vertical transport field-effect transistor structure is etched down to a surface of the patterned sacrificial layer and the patterned sacrificial layer is removed to form a channel exposing the source/drain region. A contact material is formed in the etched portion of the stacked vertical transport field-effect transistor structure and in the channel. The contact material is formed in contact with the exposed source/drain region.
- In another embodiment, a method of forming a semiconductor structure comprises forming a stacked vertical transport field-effect transistor structure comprising at least a first vertical fin and a second vertical fin, each vertical fin comprising a first semiconductor layer providing a vertical transport channel for a lower vertical transport field-effect transistor, an isolation layer over the first semiconductor layer, and a second semiconductor layer over the isolation layer providing a vertical transport channel for an upper vertical transport field-effect transistor. Top source/drain regions are formed on the first semiconductor layers of the first and second vertical fins below the isolation layers and a sacrificial layer is formed in contact with the top source/drain regions formed on the first semiconductor layers of the first and second vertical fins and below the isolation layers. A masking layer is formed over the sacrificial layer. The masking layer defines a pattern to be patterned into the sacrificial layer. The sacrificial layer is patterned based on the masking layer to form at least a first patterned sacrificial layer and a second patterned sacrificial layer. The first patterned sacrificial layer is in contact with the top source/drain region formed on the first semiconductor layer of the first vertical fin and the second patterned sacrificial layer is in contact with the top source/drain region formed on the first semiconductor layer of the second vertical fin. The masking layer is removed and an interlayer dielectric layer is formed on the stacked vertical transport field-effect transistor structure. The interlayer dielectric layer isolates the first patterned sacrificial layer from the second patterned sacrificial layer. A first portion of the stacked vertical transport field-effect transistor structure is etched down through the interlayer dielectric layer to expose a surface of the first patterned sacrificial layer and a second portion of the stacked vertical transport field-effect transistor structure is etched down through the interlayer dielectric layer to expose a surface of the second patterned sacrificial layer. The first patterned sacrificial layer is removed to form a first channel exposing the top source/drain region formed on the first semiconductor layer of the first vertical fin and the second patterned sacrificial layer is removed to form a second channel exposing the top source/drain region formed on the first semiconductor layer of the second vertical fin. A first contact material is formed in the etched first portion of the stacked vertical transport field-effect transistor structure and in the first channel. The first contact material is formed in contact with the exposed top source/drain region formed on the first semiconductor layer of the first vertical fin. A second contact material is formed in the etched second portion of the stacked vertical transport field-effect transistor structure and in the second channel. The second contact material is formed in contact with the exposed top source/drain region formed on the first semiconductor layer of the second vertical fin.
- In another embodiment, a method of forming a semiconductor structure comprises forming a stacked vertical transport field-effect transistor structure comprising at least a first vertical fin and a second vertical fin, each vertical fin comprising a first semiconductor layer providing a vertical transport channel for a lower vertical transport field-effect transistor, an isolation layer over the first semiconductor layer, and a second semiconductor layer over the isolation layer providing a vertical transport channel for an upper vertical transport field-effect transistor. Top source/drain regions are formed on the first semiconductor layers of the first and second vertical fins below the isolation layers and a first sacrificial layer is formed in contact with the top source/drain regions formed on the first semiconductor layers of the first and second vertical fins and below the isolation layers. A first masking layer is formed over the first sacrificial layer. The first masking layer defines a pattern to be patterned into the first sacrificial layer. The first sacrificial layer is patterned based on the first masking layer to form a first patterned sacrificial layer. The first patterned sacrificial layer is in contact with the top source/drain region formed on the first semiconductor layer of the second vertical fin. The first masking layer is removed and an interlayer dielectric layer is formed on the stacked vertical transport field-effect transistor structure over the first patterned sacrificial layer. Bottom source/drain regions are formed on the second semiconductor layers of the first and second vertical fins above the isolation layers and the interlayer dielectric layer and a second sacrificial layer is formed on the interlayer dielectric layer and in contact with the bottom source/drain regions formed on the second semiconductor layers of the first and second vertical fins. A second masking layer is formed over the second sacrificial layer. The second masking layer defines a second pattern to be patterned into the second sacrificial layer. The second sacrificial layer is patterned based on the second masking layer to form a second patterned sacrificial layer. The second patterned sacrificial layer is in contact with the bottom source/drain region formed on the second semiconductor layer of the first vertical fin and is in contact with the bottom source/drain region formed on the second semiconductor layer of the second vertical fin. The second masking layer is removed and a portion of the stacked vertical transport field-effect transistor structure is etched down through the second patterned sacrificial layer and through the interlayer dielectric layer to expose a surface of the first patterned sacrificial layer and to expose a surface of the second patterned sacrificial layer. The first and second patterned sacrificial layers are removed to form channels exposing the top source/drain region formed on the first semiconductor layer of the second vertical fin and the bottom source/drain regions formed on the second semiconductor layers of the first and second vertical fins. A contact material is formed in the etched portion of the stacked vertical transport field-effect transistor structure and in the channels. The contact material is formed in contact with the exposed top source/drain region formed on the first semiconductor layer of the second vertical fin and the exposed bottom source/drain regions formed on the second semiconductor layers of the first and second vertical fins.
- Other embodiments will be described in the following detailed description of embodiments, which is to be read in conjunction with the accompanying figures.
-
FIG. 1 depicts a cross-sectional view of a stacked vertical transport field-effect transistor structure at an intermediate stage of fabrication, according to an embodiment of the invention. -
FIG. 2 depicts a top down view of the structure ofFIG. 1 following formation of a first masking layer, according to an embodiment of the invention. -
FIG. 3 depicts a cross-sectional view of the structure ofFIG. 2 along section line A-A′, according to an embodiment of the invention. -
FIG. 4 depicts a cross-sectional view of the structure ofFIG. 2 along section line B-B′, according to an embodiment of the invention. -
FIG. 5 depicts a top down view of the structure ofFIG. 2 following a patterning of a first sacrificial layer using the first masking layer and removal of the masking layer, according to an embodiment of the invention. -
FIG. 6 depicts a cross-sectional view of the structure ofFIG. 5 along section line A-A′, according to an embodiment of the invention. -
FIG. 7 depicts a cross-sectional view of the structure ofFIG. 5 along section line B-B′, according to an embodiment of the invention. -
FIG. 8 depicts a cross-sectional view of the structure ofFIG. 6 following the formation of an ILD layer and a second sacrificial layer, according to an embodiment of the invention. -
FIG. 9 depicts a cross-sectional view of the structure ofFIG. 7 following the formation of the ILD layer and the second sacrificial layer, according to an embodiment of the invention. -
FIG. 10 depicts a top down view of the structure ofFIG. 8 following formation of a second masking layer over a portion of the second sacrificial layer, according to an embodiment of the invention. -
FIG. 11 depicts a cross-sectional view of the structure ofFIG. 10 along section line A-A′, according to an embodiment of the invention. -
FIG. 12 depicts a cross-sectional view of the structure ofFIG. 10 along section line B-B′, according to an embodiment of the invention. -
FIG. 13 depicts a top down view of the structure ofFIG. 10 following a patterning of the second sacrificial layer using the second masking layer and removal of the second masking layer, according to an embodiment of the invention. -
FIG. 14 depicts a cross-sectional view of the structure ofFIG. 13 along section line A-A′, according to an embodiment of the invention. -
FIG. 15 depicts a cross-sectional view of the structure ofFIG. 13 along section line B-B′, according to an embodiment of the invention. -
FIG. 16 depicts a cross-sectional view of the structure ofFIG. 14 following the formation of spacer layers, ILD layers, gate structures and etching and removal of the first and second sacrificial layers, according to an embodiment of the invention. -
FIG. 17 depicts a cross-sectional view of the structure ofFIG. 15 following the formation of spacer layers, ILD layers, gate structures and etching and removal of the first and second sacrificial layers, according to an embodiment of the invention. -
FIG. 18 depicts a cross-sectional view of the structure ofFIG. 16 following the formation of a contact material, according to an embodiment of the invention. -
FIG. 19 depicts a cross-sectional view of the structure ofFIG. 17 following the formation of a contact material, according to an embodiment of the invention. -
FIG. 20 depicts a cross-sectional view of the structure ofFIG. 17 following the formation of a contact material, according to an alternate embodiment of the invention. - Illustrative embodiments of the invention may be described herein in the context of illustrative methods for forming contacts in stacked vertical transport field-effect transistors, along with illustrative apparatus, systems and devices formed using such methods. However, it is to be understood that embodiments of the invention are not limited to the illustrative methods, apparatus, systems and devices but instead are more broadly applicable to other suitable methods, apparatus, systems and devices.
- A field-effect transistor (FET) is a transistor having a source, a gate, and a drain, and having action that depends on the flow of carriers (electrons or holes) along a channel that runs between the source and drain. Current through the channel between the source and drain may be controlled by a transverse electric field under the gate.
- FETs are widely used for switching, amplification, filtering, and other tasks. FETs include metal-oxide-semiconductor (MOS) FETs (MOSFETs). Complementary MOS (CMOS) devices are widely used, where both n-type and p-type transistors (nFET and pFET) are used to fabricate logic and other circuitry. Source and drain regions of a FET are typically formed by adding dopants to target regions of a semiconductor body on either side of a channel, with the gate being formed above the channel. The gate includes a gate dielectric over the channel and a gate conductor over the gate dielectric. The gate dielectric is an insulator material that prevents large leakage current from flowing into the channel when voltage is applied to the gate conductor while allowing applied gate voltage to produce a transverse electric field in the channel.
- Increasing demand for high density and performance in integrated circuit devices requires development of new structural and design features, including shrinking gate lengths and other reductions in size or scaling of devices. Continued scaling, however, is reaching limits of conventional fabrication techniques.
- Stacking FETs in a vertical direction gives an additional dimension for CMOS area scaling. It is difficult, however, to stack planar FETs. Vertical transport FETs (VTFETs) are being pursued as viable CMOS architectures for scaling to 5 nanometers (nm) and beyond. VTFETs provide the opportunity for further device scaling compared with other device architectures. VTFETs have various potential advantages over other conventional structures such as fin field-effect transistors (FinFETs). Such advantages may include improvements in density, performance, power consumption, and integration.
- Stacking VTFETs may provide further advantages in reducing the area and enabling a denser circuit layout. Due to the vertical integration nature of vertically stacked VTFETs, however, the middle-of-line (MOL) metal connection to the VTFET devices is very challenging. Illustrative embodiments provide a sacrificial oxide patterning process during fabrication of stacked VTFETs to enable improved and simplified patterning for later metal fill as will be described in further detail below.
- Moreover, the same or similar reference numbers are used throughout the drawings to denote the same or similar features, elements, or structures, and thus, a detailed explanation of the same or similar features, elements, or structures will not be repeated for each of the drawings. It is to be understood that the terms “about” or “substantially” as used herein with regard to thicknesses, widths, percentages, ranges, etc., are meant to denote being close or approximate to, but not exactly. For example, the term “about” or “substantially” as used herein implies that a small margin of error is present, such as 1% or less than the stated amount. To provide spatial context, XYZ Cartesian coordinates are shown in the drawings of semiconductor device structures. It is to be understood that the term “vertical” as used herein denotes a Z-direction of the Cartesian coordinates shown in the drawings, and that the terms “horizontal” or “lateral” as used herein denote an X-direction and/or a Y-direction of the Cartesian coordinates shown in the drawings, which is perpendicular to the Z-direction.
-
FIG. 1 shows a schematic cross-sectional view 100 (Y-Z plane) of a stacked VTFET structure at an intermediate stage of fabrication. The stacked VTFET structure ofFIG. 1 includes asubstrate 102 and vertical fins 103-1, 103-2, 103-3 and 103-4 (collectively, vertical fins 103) formed over thesubstrate 102. The vertical fins 103-1 and 103-2 are separated by a first isolation layer 104-1, and the vertical fins 103-3 and 103-4 are separated by a second isolation layer 104-2. The first and second isolation layers 104-1 and 104-2 (collectively, isolation layers 104) may be formed from a same starting layer. - The vertical fins 103 provide vertical transport channels for respective VTFETs. The vertical fin 103-1 provides a vertical transport channel for a first “lower” VTFET, the vertical fin 103-2 provides a vertical transport channel for a first “upper” VTFET, the vertical fin 103-3 provides a vertical transport channel for a second “lower” VTFET, and the vertical fin 103-4 provides a vertical transport channel for a second “upper” VTFET.
- In some embodiments, the vertical fins 103 provide vertical transport channels for a same type of VTFET (e.g., one of nFETs and pFETs). In other embodiments, different ones of the vertical fins 103 provide vertical transport channels for different types of VTFETs. For example, the vertical fins 103-1 and 103-2 may provide vertical transport channels for one of nFET and pFET VTFETs, while the vertical fins 103-3 and 103-4 provide vertical transport channel for the other one of nFET and pFET VTFETs. As another example, the vertical fins 103-1 and 103-3 (e.g., for the “lower” VTFETs) may provide vertical transport channels for one of nFET and pFET VTFETs while the vertical fins 103-2 and 103-4 (e.g., for the “upper” VTFETs) provide vertical transport channels for the other one of nFET and pFET VTFETs. Various other combinations are possible.
- As illustrated in
FIG. 1 , the vertical fins 103-1 and 103-3 have a first, wider thickness (in direction Y) for the lower VTFETs and the vertical fins 103-2 and 103-4 have a second, narrower thickness (in direction Y) for the upper VTFETs. In some embodiments the horizontal width or thickness (in direction Y) of the vertical fins 103-1 and 103-3 for the lower VTFETs is in the range of 5 to 12 nm and the horizontal width or thickness (in direction Y) of the vertical fins 103-2 and 103-4 for the upper VTFETs is in the range of 4 to 10 nm. The height or vertical thickness (in direction Z) of the vertical fins 103-1 and 103-3, as measured from a top surface of thesubstrate 102, may be in the range of 30 to 70 nm. The height or vertical thickness (in direction Z) of the vertical fins 103-2 and 103-4, as measured from a top surface of the isolation layers 104, may be in the range of 30 to 70 nm. - The
substrate 102 and vertical fins 103 may be formed of any suitable semiconductor structure, including various silicon-containing materials including but not limited to silicon (Si), silicon germanium (SiGe), silicon germanium carbide (SiGeC), silicon carbide (SiC) and multi-layers thereof. Although silicon is the predominantly used semiconductor material in wafer fabrication, alternative semiconductor materials can be employed as additional layers, such as, but not limited to, germanium (Ge), gallium arsenide (GaAs), gallium nitride (GaN), SiGe, cadmium telluride (CdTe), zinc selenide (ZnSe), etc. - In some embodiments, the starting structure includes the
substrate 102, the isolation layer 104 and an additional semiconductor layer (e.g., which provides material for the vertical fins 103-2 and 103-4). The vertical fins 103 may be formed using sidewall image transfer (SIT) or other suitable techniques such as lithography and etching including reactive-ion etching (RIE), etc. This may involve patterning a hardmask layer (e.g., formed of a nitride such as silicon nitride (SiN)) over the additional semiconductor layer to form hardmask layers 105-1 and 105-2 and then etching down to isolation layer 104 to form vertical fins 103-2 and 103-4. Sidewall spacers 107-1 and 107-2 are then formed using conventional techniques, and further etching is performed using hardmask layers 105-1 and 105-2 and sidewall spacers 107 as a pattern to etch down the isolation layer 104 andsubstrate 102 to form fins 103-1 and 103-3. In other embodiments, the lower VTFETs may be formed first, followed by deposition of the isolation layer 104 and then subsequent formation of the upper VTFETs. - The isolation layer 104 may be formed of an insulating material such as silicon dioxide (SiO2), SiN, silicon oxycarbide (SiOC), etc. The isolation layer 104 may have a height or vertical thickness (in direction Z) in the range of 10 to 20 nm.
- Although
FIG. 1 shows an example where just two sets of vertical fins are formed (e.g., vertical fins 103-1 and 103-2, and vertical fins 103-3 and 103-4), it should be appreciated that more or fewer than two sets of vertical fins may be formed depending on the desired number of VTFETs for the resulting structure. In addition, whileFIG. 1 illustrates stacking just two VTFETs, it should be appreciated that three or more VTFETs may be stacked on top of one another. - The
FIG. 1 VTFET structure at the intermediate stage of fabrication further includes bottom source/drain regions 106-1 and 106-2 (collectively, bottom source/drain regions 106) for the lower VTFETs. The bottom source/drain regions 106 are disposed below portions of the vertical fins 103-1 and 103-3 as illustrated. The bottom source/drain regions 106 may have a height or vertical thickness (in direction Z) in the range of 15 to 30 nm. The bottom source/drain regions 106 may have a width or horizontal thickness (in direction Y) in the range of 40 to 60 nm. - The bottom source/drain regions 106 may be formed, for example, by implantation of a suitable dopant, such as using ion implantation, gas phase doping, plasma doping, plasma immersion ion implantation, cluster doping, infusion doping, liquid phase doping, solid phase doping, etc. N-type dopants may be selected from a group of phosphorus (P), arsenic (As) and antimony (Sb), and p-type dopants may be selected from a group of boron (B), boron fluoride (BF2), gallium (Ga), indium (In), and thallium (Tl). The bottom source/drain regions 106 may also be formed by an epitaxial growth process. In some embodiments, the epitaxy process comprises in-situ doping (dopants are incorporated in epitaxy material during epitaxy). Epitaxial materials may be grown from gaseous or liquid precursors. Epitaxial materials may be grown using vapor-phase epitaxy (VPE), molecular-beam epitaxy (MBE), liquid-phase epitaxy (LPE), rapid thermal chemical vapor deposition (RTCVD), metal organic chemical vapor deposition (MOCVD), ultra-high vacuum chemical vapor deposition (UHVCVD), low-pressure chemical vapor deposition (LPCVD), limited reaction processing CVD (LRPCVD), or other suitable processes. Epitaxial silicon, silicon germanium (SiGe), germanium (Ge), and/or carbon doped silicon (Si:C) silicon can be doped during deposition (in-situ doped) by adding dopants, such as n-type dopants (e.g., phosphorus or arsenic) or p-type dopants (e.g., boron or gallium), depending on the type of transistor. The dopant concentration can range from 1×1019 cm−3 to 3×1021 cm−3, or preferably between 2×1020 cm−3 to 3 ×1021 cm−3.
- The bottom/source drain regions 106 are surrounded by a shallow trench isolation (STI)
layer 108. TheSTI layer 108 may have a height or vertical thickness (in direction Z) in the range of 50 to 400 nm. - A
bottom spacer 110 for the lower VTFETs is formed surrounding a portion of the vertical fins 103-1 and 103-2 above the bottom source/drain regions 106 and theSTI layer 108. Thebottom spacer 110 may be formed using various processing, such as non-conformal deposition and etch-back processing (e.g., physical vapor deposition (PVD), high density plasma (HDP) deposition, etc.). Thebottom spacer 110 may be formed of a dielectric material such as SiO2, SiN, silicon carbide oxide (SiCO), silicon boron carbide nitride (SiBCN), etc. Thebottom spacer 110 may have a height or vertical thickness (in direction Z) in the range of 3 to 10 nm. - Above the
bottom spacer 110, a gate stack for the lower VTFETs is formed. The gate stack includes gate dielectric layers 112-1 and 112-2 (collectively, gate dielectric layers 112) and gate conductor layers 114-1 and 114-2 (collectively, gate conductor layers 114). - The gate dielectric layers 112 may be formed of a high-k dielectric material. Examples of high-k materials include but are not limited to metal oxides such as hafnium oxide (HfO2), hafnium silicon oxide (Hf—Si—O), hafnium silicon oxynitride (HfSiON), lanthanum oxide (La2O3), lanthanum aluminum oxide (LaAlO3), zirconium oxide (ZrO2), zirconium silicon oxide, zirconium silicon oxynitride, tantalum oxide (Ta2O5), titanium oxide (TiO2), barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide (Y2O3), aluminum oxide (Al2O3), lead scandium tantalum oxide, and lead zinc niobate. The high-k material may further include dopants such as lanthanum (La), aluminum (Al), and magnesium (Mg). The gate dielectric layers 112 may have a uniform thickness in the range of 1 nm to 3 nm.
- The gate conductor layers 114 may include a metal gate or work function metal (WFM). In some embodiments, the gate conductor layers 114 are formed using atomic layer deposition (ALD) or another suitable process. For nFET devices, the WFM for the gate conductor may be titanium (Ti), aluminum (Al), titanium aluminum (TiAl), titanium aluminum carbon (TiAlC), a combination of Ti and Al alloys, a stack which includes a barrier layer (e.g., of titanium nitride (TiN) or another suitable material) followed by one or more of the aforementioned WFM materials, etc. For pFET devices, the WFM for the gate conductor may be TiN, tantalum nitride (TaN), or another suitable material. In some embodiments, the pFET WFM may include a metal stack, where a thicker barrier layer (e.g., of TiN, TaN, etc.) is formed followed by a WFM such as Ti, Al, TiAl, TiAlC, or any combination of Ti and Al alloys. It should be appreciated that various other materials may be used for the gate conductor as desired. The gate conductor layers 114 may have a horizontal width or thickness (in direction Y) in the range of 5 to 20 nm.
- The gate stack (e.g., the gate dielectric layers 112 and gate conductor layers 114 may collectively have a height or vertical thickness (in direction Z) in the range of 10 to 30 nm on vertical sidewalls of the vertical fins 103-1 and 103-3.
- An interlayer dielectric (ILD) 116 is then formed surrounding the gate stack for the lower VTFETs. The
ILD 116 may be formed of any suitable isolation material, such as SiO2, SiOC, SiON, etc. -
Top spacer 118 for the lower VTFETs is formed surrounding a portion of the vertical sidewalls of the vertical fins 103-1 and 103-3 above theILD 116. Thetop spacer 118 may be formed of similar materials and with similar sizing as that described above with respect tobottom spacer 110. - Top source/drain regions 120-1 and 120-2 (collectively, top source/drain regions 120) of the lower VTFETs are formed over the
top spacer 118 and surround the remaining portion of the vertical sidewalls of the vertical fins 103-1 and 103-3. The top source/drain regions 120 may be formed of similar materials and with similar processing as that described above with respect to bottom source/drain regions 106. The top source/drain regions 120 may have a height or vertical thickness (in direction Z) in the range of 10 to 30 nm, and may have a width or horizontal thickness (in direction Y) in the range of 5 to 15 nm. - A
sacrificial layer 122 is formed ontop spacer 118 adjacent top source/drain regions 120-1 and 120-2. The sacrificial material of thesacrificial layer 122 comprises a material that may be etched selective from silicon and nitride materials. For example, the sacrificial material of thesacrificial layer 122 may comprise a material such as, e.g., a silicon oxide, a silicon germanium alloy, an amorphous germanium, or other material that can be etched selective to silicon and nitride materials. Thesacrificial layer 122 may be formed, for example, by depositing a sacrificial material across the structure using a directional deposition technique such as, e.g., a physical vapor deposition (PVD) process, a high density plasma (HDP) chemical vapor deposition (CVD) process (HDPCVD), or other similar processes. In one embodiment, the parameters of the HDP deposition are tuned to achieve a directional deposition of sacrificial material wherein the deposition rate of the sacrificial material on horizontal surfaces is greater than the deposition rate of sacrificial material on vertical surfaces. An etch back process is performed to remove sacrificial material on the vertical surfaces. By way of example only, a HDPCVD or physical vapor deposition (PVD) process can be used for directional film deposition, and an isotropic etch that is selective to the sacrificial material can be used to remove the (thinner) sacrificial material that is deposited on the vertical surfaces. -
FIG. 2 shows a top-down view andFIGS. 3 and 4 show cross-sectional views of theFIG. 1 structure following formation of organic planarizing layers (OPL) 124-1 and 124-2 (collectively OPL 124) onsacrificial layer 122.FIG. 2 is a top-down view in the X-Y plane, FIG. 3 is a cross-sectional view in the Z-Y plane along section line A-A′ ofFIG. 2 , andFIG. 4 is a cross-sectional view in the Z-Y plane along section line B-B′ ofFIG. 2 . The OPL 124 is formed over thesacrificial layer 122 using known organic materials and techniques. For example, the OPL 124 may comprise a resin material that is applied by spin coating and baked to enhance planarization. In some embodiments, the OPL 124 may comprise a liquid monomer that is applied by spin coating and photochemically hardened. The OPL 124 may be patterned using lithographic techniques. - As can be seen in
FIGS. 2 and 3 , for example, OPL 124-1 may be patterned to form an etch mask over a portion of fins 103-1 and 103-2 near section line A-A′ but not the portion of fins 103-3 and 103-4 near section A-A′. In addition, OPL 124-1 does not form an etch mask over a portion of fins 103-1 and 103-2 and fins 103-3 and 103-4 near section line B-B′. - As can be seen in
FIGS. 2 and 4 , for example, OPL 124-2 may be patterned to form an etch mask over a portion of fins 103-3 and 103-3 near section line B-B′ but not the portion of fins 103-1 and 103-2 near section A-A′. In addition, OPL 124-2 does not form an etch mask over a portion of fins 103-3 and 103-4 and fins 103-1 and 103-2 near section line A-A′. - As seen in
FIG. 2 , in some embodiments, OPL 124-1 and OPL 124-2 are patterned in rectangular shapes which are transferred tosacrificial layers 122. The rectangular shape provides an ease of use in lithographic patterning and a simplicity in the masking process. In some embodiments, for example, the use of an EPI-based extremely low resistance source/drain material for source/drain regions 120-1 and 120-2 reduces the contact area that is required for later metallization such that only a portion of the source/drain regions 120-1 and 120-2 along the length of the fins 103-1 and 103-3 need be contacted instead of the entire length of the fins. The use of the patterned rectangular shapes provides for better control of the contact area of the source/drain regions 120-1 and 120-2. -
FIG. 5 shows a top-down view andFIGS. 6 and 7 show cross-sectional views of the structure ofFIGS. 2-4 following an etching process that has etched the exposed portions ofsacrificial layer 122 according to the etch mask pattern of OPL 124-1 and OPL 124-2 to form sacrificial layers 122-1 and 122-2. The etching process may be selective to the OPL 124, top source/drain regions 120-1 and 120-2, andtop spacer 118. As will be described in further detail below, the sacrificial layers 122-1 and 122-2 are removed during later processing to form a contact to the top source/drain regions 120-1 and 120-2. For example, the top source/drain region 120-1 of the fin 103-1 will be contacted along section line A-A′ while the top source/drain region 120-2 of the fin 103-3 will be contacted along section line B-B′. -
FIGS. 8 and 9 show cross-sectional views of the structure ofFIGS. 5-7 following formation of anILD layer 126 surrounding the top source/drain regions 120, sacrificial layers 122-1 and 122-2, and insulating layer 104; the removal of sidewall spacers 107 (FIG. 1 ); the formation of a temporary oxide layer (not shown) on theILD layer 126 adjacent fins 103-2 and 103-4; the formation of sidewall spacers 128 on the vertical surfaces of the fins 103-2 and 103-4 above the temporary oxide layer; the removal of the temporary oxide layer; the formation of bottom source/drain regions 130-1 and 130-2 (collectively 130) over theILD layer 126 adjacent the portions of fins 103-2 and 103-4 exposed by removal of the temporary oxide layer; and the formation of asacrificial layer 132 on theILD layer 126 adjacent the bottom source/drain regions 128.FIG. 8 is a cross-sectional view along section line A-A′ andFIG. 9 is a cross-sectional view along section line B-B′. - The
ILD layer 126 may be formed of similar materials and in a similar manner as described above with respect toILD 116, and may have a height or vertical thickness (in direction Z) in the range of 20 to 40 nm. - The temporary oxide layer (not shown) is formed using well known materials and techniques. For example, the temporary oxide layer may be deposited using any of the above described deposition techniques to a predetermined thickness.
- A dielectric layer is deposited on the exposed surfaces of fins 103-2 and 103-4, hardmask layers 105-1 and 105-2, and the temporary oxide layer, and portions of the dielectric layer are removed to form sidewall spacers 128-1 and 128-2 (collectively 128) from the material remaining on the vertical surfaces of each of the fins 103-2 and 103-4 and hardmask layers 105-1 and 105-2. For example, horizontal portions of the dielectric layer are removed in an RIE process. The RIE process can be performed using, for example, CH4, CHF3, or CH2F2 chemistry. In accordance with an embodiment of the present invention, the dielectric layer comprises for example, SiN, silicon boron nitride (SiBN), siliconborocarbonitride (SiBCN) or some other dielectric, and has a thickness of about 2 nm to about 10 nm. The temporary oxide layer is then removed, for example, using an etching process selective to the sidewall spacers 128, hardmask layers 105, and
ILD layer 126 to expose the surface ofILD layer 126 and portions of the vertical sidewalls of the vertical fins 103-2 and 103-4. - The bottom source/drain regions 130-1 and 130-2 (collectively 130) are formed over the
ILD layer 126 and surrounding the portions of the vertical sidewalls of the vertical fins 103-2 and 103-4. The bottom source/drain regions 130 may be formed of similar materials and with similar processing as that described above with respect to bottom source/drain regions 106. The bottom source/drain regions 130 may have a height or vertical thickness (in direction Z) in the range of 10 to 30 nm, and may have a width or horizontal thickness (in direction Y) in the range of 5 to 15 nm. -
Sacrificial layer 132 is formed overILD layer 126 adjacent bottom source/drain regions 130-1 and 130-2. Thesacrificial layer 132 may be formed of similar materials and with similar processing as that described above with respect tosacrificial layer 122 and may have a thickness similar to that of bottom source/drain regions 130. -
FIG. 10 shows a top-down view andFIGS. 11 and 12 show cross-sectional views of the structure ofFIGS. 8 and 9 following formation of anOPL 134 onsacrificial layer 132.FIG. 10 is a top-down view in the X-Y plane,FIG. 11 is a cross-sectional view in the Z-Y plane along section line A-A′, andFIG. 12 is a cross-sectional view in the Z-Y plane along section line B-B′. TheOPL 134 is formed over thesacrificial layer 132 and patterned using known organic materials and techniques similar to that described above with respect to OPL 124. - As can be seen in
FIGS. 11 and 12 , for example,OPL 134 may be patterned to form an etch mask over a portion of fins 103-1 and 103-2 near section line B-B′ and over a portion of fins 103-3 and 103-4 near section B-B′ but not over a portion of fins 103-1, 103-2, 103-3, and 103-4 near section line A-A′. For example, as seen inFIGS. 10 and 12 ,OPL 134 extends between fin 103-2 to fin 103-4 along section line the B-B′. As seen inFIG. 10 , in some embodiments,OPL 134 is patterned in a rectangular shape which is transferred tosacrificial layer 132, similar to OPL 124. -
FIG. 13 shows a top-down view andFIGS. 14 and 15 show cross-sectional views of the structure ofFIGS. 10-12 following an etching process that has etched the exposed portions ofsacrificial layer 132 according to the etch mask pattern ofOPL 134 to form a sacrificial layer 132-1. The etching process may be selective to theOPL 134, bottom source/drain regions 130-1 and 130-2, andILD layer 126. As will be described in further detail below, the sacrificial layer 132-1 is removed during later processing to form a contact to the bottom source/drain regions 130-1 and 130-2. For example, as can be seen inFIGS. 13 and 15 , the bottom source/drain region 130-1 of the fin 103-2 and bottom source/drain region 130-2 of the fin 103-4 will be connected by contact material along section line B-B′. -
FIGS. 16 and 17 show cross-sectional views of the structure ofFIGS. 13-15 following the removal of sidewall spacers 128 and hardmask layers 105; the formation of abottom spacer 136 surrounding bottom source/drain regions 130 and sacrificial layer 132-1; the formation of the gate stack for the upper VTFETs; the formation ofILD 142; the formation oftop spacer 144; the formation of top source/drain regions 146-1 and 146-2; the formation ofILD 148; patterning a mask layer over the top surface of theILD 148; and exposing a portion of theILD 148 followed by RIE or other suitable processing to remove exposed portions of theILD layer 148,top spacer 144,ILD layer 142, sacrificial layer 132-1,bottom spacer 136,ILD 126 and sacrificial layers 122-1 and 122-2. - Sidewall spacers 128 and hardmask layers 105 may be removed using a planarizing process such as, e.g., CMP, or a selective etching process that is selective to
ILD layer 126, bottom source/drain regions 130, andsacrificial layer 132. -
Bottom spacer 136 is formed surrounding the bottom source/drain regions 130 and a portion of the vertical sidewalls of the vertical fins 103-2 and 103-4 above top surface of the bottom source/drain regions 130. Thebottom spacer 136 may be formed of similar materials as thebottom spacer 110. Thebottom spacer 136 may have a height or vertical thickness (in direction Z) in the range of 10 to 30 nm, provided that thebottom spacer 136 must be formed with a greater height than that of the bottom source/drain regions 130 so as to provide a buffer between the bottom source/drain regions 130 and the gate stack of the upper VTFETs. - The gate stack for the upper VTFETs is formed surrounding a portion of the vertical sidewalls of the vertical fins 103-2 and 103-4 above the
bottom spacer 136. The gate stack for the upper VTFETs, similar to the gate stack for the lower VTFETs, includes gate dielectric layers 138-1 and 138-2 (collectively, gate dielectric layers 138) and gate conductor layers 140-1 and 140-2 (collectively, gate conductor layers 140). The gate dielectric layers 138 and gate conductor layers 140 may be formed of similar materials, with similar processing and similar sizing as that described above with respect to the gate dielectric layers 112 and gate conductor layers 114 of the lower VTFETs. - Although not shown in
FIG. 1 , an interfacial layer may be formed between the gate stacks and the sidewalls of the vertical fins 103. The interfacial layer may be formed of SiO2 or another suitable material such as silicon oxynitride (SiOxNy). The interfacial layer may have a width or horizontal thickness (in direction Y) ranging from 0.5 nm to 1.5 nm. -
ILD 142 is formed surrounding the gate stack of the upper VTFETs. TheILD 142 may be formed of similar materials as that described above with respect to theILD 116. -
Top spacer 144 for the upper VTFETs is formed over the gate stack andILD 142 surrounding portions of sidewalls of the vertical fins 103-2 and 103-4. Thetop spacer 144 may be formed of similar materials as thebottom spacer 110. Thetop spacer 144 may have a height or vertical thickness (in direction Z) in the range of 10 to 30 nm. - Top source/drain regions 146-1 and 146-2 (collectively, top source/drain regions 146) are formed over the top surfaces of the vertical fins 103-2 and 103-4 as shown. The top source/drain regions 146 may be formed of similar materials and using similar processing as that described above with respect to bottom source/drain regions 106. The top source/drain regions 146 may have a height or vertical thickness (in direction Z) in the range of 10 to 30 nm, and may have a width or horizontal thickness (in direction Y) in the range of 10 to 30 nm.
-
ILD 148 is formed surrounding the top source/drain regions 146. TheILD 148 may be formed of similar materials as those described above with respect to theILD 116. As shown inFIGS. 16 and 17 , theILD 148 overfills the structure, and has a height or vertical thickness (in direction Z) that exceeds the top surfaces of the top source/drain regions 146, such as a height or vertical thickness in the range of 30 to 70 nm. - A mask layer is patterned over the top surface of the
ILD 148, exposing portions of theILD 148 corresponding to portions of sacrificial layers 132-1, 122-1, and 122-2, followed by ME or other suitable processing to remove exposed portions of theILD layer 148,top spacer 144,ILD layer 142, sacrificial layer 132-1,bottom spacer 136,ILD 126 and the upper surfaces of sacrificial layers 122-1 and 122-2. For example, a first channel may be formed by the RIE process that exposes the upper surface of sacrificial layer 122-1 and a second channel, separate from the first channel, may be formed by the ME process that exposes sacrificial layer 132-1 and the upper surface of sacrificial layer 122-2. The remaining portions of the sacrificial layers 132-1, 122-1 and 122-2 are then removed using an etch process that removes the sacrificial material of these layers selective to the materials of thelayers layers -
FIGS. 18 and 19 show cross-sectional views of the structure ofFIGS. 16 and 17 following a fill of the first and second channels with contact material 150-1 and 150-2 (collectively contact material 150), e.g., contact stud metal fill.FIG. 18 is taken along the A-A′ cross section ofFIGS. 2, 5, and 10 .FIG. 19 is taken along the B-B′ cross section ofFIGS. 2, 5, and 10 . The contact material 150 may be tungsten (W), cobalt (Co), or another suitable material. In some embodiments, any overburden contact material may be planarized down to the upper surface ofILD layer 148. As shown inFIG. 18 for example, contact material 150-1 is filled into the first channel to the exposed surface of source/drain region 120-1 forming a metal contact for source/drain region 120-1. As shown inFIG. 19 for example, contact material 150-2 is filled into the second channel to the exposed surfaces of source/drain region 120-2, 130-1 and 130-2 forming a metal contact connecting source/drain regions 120-2, 130-1, and 130-2. - Although
FIGS. 1-19 illustrate the formation of shared contacts to the bottom source/drain regions 130-1 and 130-2 of the upper VTFETs and the top source/drain region 120-2 of one of the lower VTFETs, it should be appreciated that similar processing may be used to form contacts to other combinations of the bottom and top source/drain regions of the upper and lower VTFETs of a stacked VTFET structure. Various examples of such alternatives will now be described. -
FIG. 20 shows a cross-sectional view of the structure ofFIGS. 16 and 17 following a fill of a channel with contact material 150-3 according to an alternative embodiment.FIG. 20 is taken along the B-B′ cross section ofFIGS. 2, 5, and 10 . In this embodiment, contact material 150-3 is filled into a channel that exposes only source/drain region 130-1 to form a metal contact for source/drain region 130-1 that is not connected directly to source/drain regions 120-2 and 130-2 via the contact material. For example, in this embodiment, a separate channel may be filled with contact material that forms a metal contact for one or both of source/drain regions 120-2 and 130-2 separate from source/drain region 130-1 along the B-B′ cross section ofFIGS. 2, 5, and 10 . - Again, it should be appreciated that
FIGS. 1-20 are presented to show examples of MOL contact formation for stacked VTFET structures. The particular numbers of bottom and top source/drain regions that are contacted in a particular embodiment may vary as desired based on the type of structure that is to be formed. For example, the embodiment ofFIGS. 1-19 illustrates the formation of a stacked VTFET having, for example a PFET disposed over an NFET that may form a particular kind of gate such as, e.g., a NAND gate. To form other types of logic gates using stacked VTFET structures, other combinations of the bottom and top source/drain regions of the upper and lower VTFET structures may include shared contacts. - In some VTFET fabrication processes, the metal contact to the source/drain region spans the entire length of the fin and is disposed on both sides of the source/drain region, e.g., wrapping around the source/drain region. One reason for such a configuration is to reduce the parasitic resistance between the source/drain region and the metal contact. For example, a source/drain region formed by dopant diffusion having low resistance required needs to have a larger contact area between the metal contact and the source/drain region.
- In illustrative embodiments, an epi-based extremely low resistance source/drain material may be used in the source/drain region that reduces the parasitic resistance between the metal contact and the source/drain region. Because of this, the required contact area between the metal contact and the source/drain region may be reduced. Illustrative embodiments disclose VTFET fabrication processes that reduce the contact area between the source/drain region and the metal contact as compared to the above mentioned VTFET fabrication processes, for example, using the rectangular patterning of sacrificial material as described above. Using this patterning, the metal contact may be formed to make contact with the source/drain region on a single side, instead of wrapping the metal contact around the source/drain region and contacting it on both sides of the fin. In addition, using this patterning, the metal contact may be formed to make contact with only a portion of the length of the fin, e.g., a portion of the length in the X direction, instead of the entire length of the fin. By patterning the sacrificial layer such that the metal contact is later formed on only a portion of the fin, other metal contacts may also be formed which also contact the source/drain region at a different portion or on the other side which provides for increased design capabilities and options when designing the VTFET.
- It is to be appreciated that the various materials, processing methods (e.g., etch types, deposition types, etc.) and dimensions provided in the discussion above are presented by way of example only. Various other suitable materials, processing methods, and dimensions may be used as desired.
- Semiconductor devices and methods for forming same in accordance with the above-described techniques can be employed in various applications, hardware, and/or electronic systems. Suitable hardware and systems for implementing embodiments of the invention may include, but are not limited to, sensors and sensing devices, personal computers, communication networks, electronic commerce systems, portable communications devices (e.g., cell and smart phones), solid-state media storage devices, functional circuitry, etc. Systems and hardware incorporating the semiconductor devices are contemplated embodiments of the invention. Given the teachings provided herein, one of ordinary skill in the art will be able to contemplate other implementations and applications of embodiments of the invention.
- Various structures described above may be implemented in integrated circuits. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher-level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- The descriptions of the various embodiments of the present invention have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the described embodiments. The terminology used herein was chosen to best explain the principles of the embodiments, the practical application or technical improvement over technologies found in the marketplace, or to enable others of ordinary skill in the art to understand the embodiments disclosed herein.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/360,353 US10777468B1 (en) | 2019-03-21 | 2019-03-21 | Stacked vertical field-effect transistors with sacrificial layer patterning |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/360,353 US10777468B1 (en) | 2019-03-21 | 2019-03-21 | Stacked vertical field-effect transistors with sacrificial layer patterning |
Publications (2)
Publication Number | Publication Date |
---|---|
US10777468B1 US10777468B1 (en) | 2020-09-15 |
US20200303263A1 true US20200303263A1 (en) | 2020-09-24 |
Family
ID=72425794
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/360,353 Active US10777468B1 (en) | 2019-03-21 | 2019-03-21 | Stacked vertical field-effect transistors with sacrificial layer patterning |
Country Status (1)
Country | Link |
---|---|
US (1) | US10777468B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2022072039A1 (en) * | 2020-09-30 | 2022-04-07 | Tokyo Electron Limited | A plurality of 3d vertical cmos devices for high performance logic |
US20230178651A1 (en) * | 2021-12-08 | 2023-06-08 | International Business Machines Corporation | Contact and Isolation in Monolithically Stacked VTFET |
US11978796B2 (en) * | 2021-12-08 | 2024-05-07 | International Business Machines Corporation | Contact and isolation in monolithically stacked VTFET |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11417737B2 (en) * | 2020-07-21 | 2022-08-16 | Nanya Technology Corporation | Semiconductor structure having vertical fin with oxidized sidewall and method of manufacturing the same |
US11810918B2 (en) * | 2020-12-07 | 2023-11-07 | International Business Machines Corporation | Stacked vertical transport field-effect transistor logic gate structures with shared epitaxial layers |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5612563A (en) | 1992-03-02 | 1997-03-18 | Motorola Inc. | Vertically stacked vertical transistors used to form vertical logic gate structures |
US6268621B1 (en) | 1999-08-03 | 2001-07-31 | International Business Machines Corporation | Vertical channel field effect transistor |
EP1711966B1 (en) | 2004-01-22 | 2012-02-22 | International Business Machines Corporation | Vertical fin-fet mos devices |
US7892956B2 (en) | 2007-09-24 | 2011-02-22 | International Business Machines Corporation | Methods of manufacture of vertical nanowire FET devices |
US9177890B2 (en) | 2013-03-07 | 2015-11-03 | Qualcomm Incorporated | Monolithic three dimensional integration of semiconductor integrated circuits |
WO2014141485A1 (en) * | 2013-03-15 | 2014-09-18 | ユニサンティス エレクトロニクス シンガポール プライベート リミテッド | Method for manufacturing semiconductor device having sgt |
US20160043074A1 (en) | 2013-04-05 | 2016-02-11 | University College Cork - National University Of Ireland, Cork | Junctionless nanowire transistors for 3d monolithic integration of cmos inverters |
JP2017526157A (en) | 2014-06-23 | 2017-09-07 | インテル・コーポレーション | Techniques for forming vertical transistor architectures. |
US9659963B2 (en) | 2015-06-29 | 2017-05-23 | International Business Machines Corporation | Contact formation to 3D monolithic stacked FinFETs |
US9721845B1 (en) | 2016-04-26 | 2017-08-01 | International Business Machines Corporation | Vertical field effect transistors with bottom contact metal directly beneath fins |
US9748380B1 (en) | 2016-06-29 | 2017-08-29 | International Business Machines Corporation | Vertical transistor including a bottom source/drain region, a gate structure, and an air gap formed between the bottom source/drain region and the gate structure |
US9997413B1 (en) * | 2017-03-22 | 2018-06-12 | International Business Machines Corporation | Stacked vertical devices |
US10157794B1 (en) * | 2017-06-19 | 2018-12-18 | Globalfoundries Inc. | Integrated circuit structure with stepped epitaxial region |
US10361315B1 (en) * | 2018-03-22 | 2019-07-23 | International Business Machines Corporation | Method and apparatus of fabricating source and drain epitaxy for vertical field effect transistor |
US10468525B1 (en) * | 2018-05-23 | 2019-11-05 | International Business Machines Corporation | VFET CMOS dual epitaxy integration |
US10636791B1 (en) * | 2018-10-16 | 2020-04-28 | International Business Machines Corporation | Vertical field-effect transistors for monolithic three-dimensional semiconductor integrated circuit devices |
-
2019
- 2019-03-21 US US16/360,353 patent/US10777468B1/en active Active
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2022072039A1 (en) * | 2020-09-30 | 2022-04-07 | Tokyo Electron Limited | A plurality of 3d vertical cmos devices for high performance logic |
US20230178651A1 (en) * | 2021-12-08 | 2023-06-08 | International Business Machines Corporation | Contact and Isolation in Monolithically Stacked VTFET |
WO2023103535A1 (en) * | 2021-12-08 | 2023-06-15 | International Business Machines Corporation | Contact and isolation in monolithically stacked vtfet |
US11978796B2 (en) * | 2021-12-08 | 2024-05-07 | International Business Machines Corporation | Contact and isolation in monolithically stacked VTFET |
Also Published As
Publication number | Publication date |
---|---|
US10777468B1 (en) | 2020-09-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10658299B2 (en) | Replacement metal gate processes for vertical transport field-effect transistor | |
US11164791B2 (en) | Contact formation for stacked vertical transport field-effect transistors | |
US10777468B1 (en) | Stacked vertical field-effect transistors with sacrificial layer patterning | |
US11271106B2 (en) | Replacement metal gate process for vertical transport field-effect transistor with self-aligned shared contacts | |
CN114097093A (en) | Self-aligned gate isolation with asymmetric cut layout | |
US10985064B2 (en) | Buried power and ground in stacked vertical transport field effect transistors | |
US11695038B2 (en) | Forming single and double diffusion breaks for fin field-effect transistor structures | |
US20220045196A1 (en) | Uniform interfacial layer on vertical fin sidewalls of vertical transport field-effect transistors | |
US11127825B2 (en) | Middle-of-line contacts with varying contact area providing reduced contact resistance | |
US10700062B2 (en) | Vertical transport field-effect transistors with uniform threshold voltage | |
US11145555B2 (en) | Gate-last process for vertical transport field-effect transistor | |
US11257721B2 (en) | Replacement metal gate process for vertical transport field-effect transistors with multiple threshold voltages | |
US10833079B2 (en) | Dual transport orientation for stacked vertical transport field-effect transistors | |
US20240063217A1 (en) | Semiconductor structures with back side transistor devices | |
US20240038867A1 (en) | Isolation pillar structures for stacked device structures | |
US20240079462A1 (en) | Vertical transport transistor devices with back side interconnects | |
US20240096952A1 (en) | Nanosheet stacks with dielectric isolation layers | |
US10811322B1 (en) | Different gate widths for upper and lower transistors in a stacked vertical transport field-effect transistor structure | |
US20240154009A1 (en) | Semiconductor structure having a backside contact with backside sidewall spacers | |
US20240128318A1 (en) | Semiconductor structure with fully wrapped-around backside contact | |
US20240128334A1 (en) | Semiconductor structure with wrapped-around backside contact |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZHANG, CHEN;YAMASHITA, TENKO;CHENG, KANGGUO;AND OTHERS;SIGNING DATES FROM 20190319 TO 20190321;REEL/FRAME:048661/0846 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |