US20200303253A1 - Semiconductor back end of line (beol) interconnect using multiple materials in a fully self-aligned via (fsav) process - Google Patents
Semiconductor back end of line (beol) interconnect using multiple materials in a fully self-aligned via (fsav) process Download PDFInfo
- Publication number
- US20200303253A1 US20200303253A1 US16/356,434 US201916356434A US2020303253A1 US 20200303253 A1 US20200303253 A1 US 20200303253A1 US 201916356434 A US201916356434 A US 201916356434A US 2020303253 A1 US2020303253 A1 US 2020303253A1
- Authority
- US
- United States
- Prior art keywords
- region
- interconnect
- liner
- trench
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000463 material Substances 0.000 title claims abstract description 116
- 238000000034 method Methods 0.000 title claims abstract description 114
- 239000004065 semiconductor Substances 0.000 title abstract description 34
- 239000000758 substrate Substances 0.000 claims abstract description 60
- 238000000151 deposition Methods 0.000 claims abstract description 15
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 7
- 238000001459 lithography Methods 0.000 claims description 7
- 239000010936 titanium Substances 0.000 claims description 7
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 6
- 229910052707 ruthenium Inorganic materials 0.000 claims description 6
- 239000000126 substance Substances 0.000 claims description 6
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 claims description 5
- 229910017052 cobalt Inorganic materials 0.000 claims description 5
- 239000010941 cobalt Substances 0.000 claims description 5
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 claims description 5
- 239000010949 copper Substances 0.000 claims description 5
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 claims description 5
- 239000010931 gold Substances 0.000 claims description 4
- 239000010948 rhodium Substances 0.000 claims description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 3
- 229910052802 copper Inorganic materials 0.000 claims description 3
- 229910052715 tantalum Inorganic materials 0.000 claims description 3
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 claims description 3
- 229910052719 titanium Inorganic materials 0.000 claims description 3
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 claims description 2
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 claims description 2
- 229910052782 aluminium Inorganic materials 0.000 claims description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 2
- 229910052737 gold Inorganic materials 0.000 claims description 2
- 229910052741 iridium Inorganic materials 0.000 claims description 2
- GKOZUEZYRPOHIO-UHFFFAOYSA-N iridium atom Chemical compound [Ir] GKOZUEZYRPOHIO-UHFFFAOYSA-N 0.000 claims description 2
- 229910052750 molybdenum Inorganic materials 0.000 claims description 2
- 239000011733 molybdenum Substances 0.000 claims description 2
- 229910052759 nickel Inorganic materials 0.000 claims description 2
- 229910052703 rhodium Inorganic materials 0.000 claims description 2
- MHOVAHRLVXNVSD-UHFFFAOYSA-N rhodium atom Chemical compound [Rh] MHOVAHRLVXNVSD-UHFFFAOYSA-N 0.000 claims description 2
- 229910052709 silver Inorganic materials 0.000 claims description 2
- 239000004332 silver Substances 0.000 claims description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 2
- 229910052721 tungsten Inorganic materials 0.000 claims description 2
- 239000010937 tungsten Substances 0.000 claims description 2
- 238000012545 processing Methods 0.000 description 49
- 239000007789 gas Substances 0.000 description 30
- 235000012431 wafers Nutrition 0.000 description 16
- 238000010438 heat treatment Methods 0.000 description 9
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 7
- 239000000203 mixture Substances 0.000 description 6
- 238000000059 patterning Methods 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 238000001816 cooling Methods 0.000 description 5
- 238000013461 design Methods 0.000 description 5
- 238000002347 injection Methods 0.000 description 5
- 239000007924 injection Substances 0.000 description 5
- 238000005086 pumping Methods 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 238000012546 transfer Methods 0.000 description 5
- 239000012530 fluid Substances 0.000 description 4
- 229910000040 hydrogen fluoride Inorganic materials 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 238000010790 dilution Methods 0.000 description 3
- 239000012895 dilution Substances 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 150000002500 ions Chemical class 0.000 description 3
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 239000002253 acid Substances 0.000 description 2
- 150000007513 acids Chemical class 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- AIRCTMFFNKZQPN-UHFFFAOYSA-N oxidoaluminium Chemical compound [Al]=O AIRCTMFFNKZQPN-UHFFFAOYSA-N 0.000 description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 2
- 239000000243 solution Substances 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- PIGFYZPCRLYGLF-UHFFFAOYSA-N Aluminum nitride Chemical compound [Al]#N PIGFYZPCRLYGLF-UHFFFAOYSA-N 0.000 description 1
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- 101710112672 Probable tape measure protein Proteins 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- 101710204224 Tape measure protein Proteins 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000013529 heat transfer fluid Substances 0.000 description 1
- 239000001307 helium Substances 0.000 description 1
- 229910052734 helium Inorganic materials 0.000 description 1
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 1
- 238000009616 inductively coupled plasma Methods 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 230000005693 optoelectronics Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 238000009931 pascalization Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0337—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/32115—Planarisation
- H01L21/3212—Planarisation by chemical mechanical polishing [CMP]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/7684—Smoothing; Planarisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/7685—Barrier, adhesion or liner layers the layer covering a conductive structure
- H01L21/76852—Barrier, adhesion or liner layers the layer covering a conductive structure the layer also covering the sidewalls of the conductive structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/76883—Post-treatment or after-treatment of the conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
Definitions
- the present invention relates to systems and methods for substrate processing, and more particularly to methods and systems for semiconductor back end of line (BEOL) interconnect using multiple materials in a fully self-aligned via (FSAV) process.
- BEOL semiconductor back end of line
- a method includes receiving a substrate with a patterned structure formed on a surface of the substrate.
- a method may also include depositing a first interconnect material in a first region of the patterned structure.
- Such methods may also include depositing a second interconnect material in a second region of the patterned structure, wherein the first interconnect material is different from the second interconnect material, and wherein the first region and the second region include a common layer of the patterned structure.
- FIG. 1 illustrates one embodiment of a reactive ion etch (RIE) tool for semiconductor processing.
- RIE reactive ion etch
- FIG. 2 illustrates one embodiment of a wet etch tool for semiconductor device processing.
- FIG. 3 illustrates one embodiment of a method for semiconductor BEOL interconnect using multiple materials in an FSAV process.
- FIG. 4 illustrates one embodiment of a method for semiconductor BEOL interconnect using multiple materials in an FSAV process.
- FIG. 5 illustrates an embodiment of a product of the processes of FIG. 3 or FIG. 4 .
- FIG. 6A illustrates one embodiment of a processing step in a processing flow for semiconductor BEOL interconnect using multiple materials in an FSAV process.
- FIG. 6B illustrates one embodiment of a processing step in a processing flow for semiconductor BEOL interconnect using multiple materials in an FSAV process.
- FIG. 6C illustrates one embodiment of a processing step in a processing flow for semiconductor BEOL interconnect using multiple materials in an FSAV process.
- FIG. 6D illustrates one embodiment of a processing step in a processing flow for semiconductor BEOL interconnect using multiple materials in an FSAV process.
- FIG. 6E illustrates one embodiment of a processing step in a processing flow for semiconductor BEOL interconnect using multiple materials in an FSAV process.
- FIG. 6F illustrates one embodiment of a processing step in a processing flow for semiconductor BEOL interconnect using multiple materials in an FSAV process.
- FIG. 6G illustrates one embodiment of a processing step in a processing flow for semiconductor BEOL interconnect using multiple materials in an FSAV process.
- FIG. 6H illustrates one embodiment of a processing step in a processing flow for semiconductor BEOL interconnect using multiple materials in an FSAV process.
- FIG. 6I illustrates one embodiment of a processing step in a processing flow for semiconductor BEOL interconnect using multiple materials in an FSAV process.
- FIG. 6J illustrates one embodiment of a processing step in a processing flow for semiconductor BEOL interconnect using multiple materials in an FSAV process.
- FIG. 6K illustrates one embodiment of a processing step in a processing flow for semiconductor BEOL interconnect using multiple materials in an FSAV process.
- FIG. 6L illustrates one embodiment of a processing step in a processing flow for semiconductor BEOL interconnect using multiple materials in an FSAV process.
- the term “substrate” means and includes a base material or construction upon which materials are formed. It will be appreciated that the substrate may include a single material, a plurality of layers of different materials, a layer or layers having regions of different materials or different structures in them, etc. These materials may include semiconductors, insulators, conductors, or combinations thereof.
- the substrate may be a semiconductor substrate, a base semiconductor layer on a supporting structure, a metal electrode or a semiconductor substrate having one or more layers, structures or regions formed thereon.
- the substrate may be a conventional silicon substrate or other bulk substrate comprising a layer of semi-conductive material.
- the term “bulk substrate” means and includes not only silicon wafers, but also silicon-on-insulator (“SOI”) substrates, such as silicon-on-sapphire (“SOS”) substrates and silicon-on-glass (“SOG”) substrates, epitaxial layers of silicon on a base semiconductor foundation, and other semiconductor or optoelectronic materials, such as silicon-germanium, germanium, gallium arsenide, gallium nitride, and indium phosphide.
- SOI silicon-on-insulator
- SOS silicon-on-sapphire
- SOOG silicon-on-glass
- epitaxial layers of silicon on a base semiconductor foundation and other semiconductor or optoelectronic materials, such as silicon-germanium, germanium, gallium arsenide, gallium nitride, and indium phosphide.
- the substrate may be doped or undoped.
- FIG. 1 is an embodiment of a system 100 for semiconductor BEOL interconnect using multiple materials in an FSAV process.
- the system may be configured to perform semiconductor BEOL interconnect using multiple materials in an FSAV process as described with reference to FIGS. 3-6L .
- An etch and plasma-assisted deposition system 100 configured to perform the above identified process conditions is depicted in FIG. 1 comprising a processing chamber 110 , substrate holder 120 , upon which a wafer 125 to be processed is affixed, and vacuum pumping system 150 .
- the wafer 125 can be a semiconductor substrate, a wafer, a flat panel display, or a liquid crystal display.
- Processing chamber 110 can be configured to facilitate etching the processing region 145 in the vicinity of a surface of the wafer 125 .
- An ionizable gas or mixture of process gases is introduced via a gas distribution system 140 .
- the process pressure is adjusted using the vacuum pumping system 150 .
- the wafer 125 can be affixed to the substrate holder 120 via a clamping system (not shown), such as a mechanical clamping system or an electrical clamping system (e.g., an electrostatic clamping system).
- substrate holder 120 can include a heating system (not shown) or a cooling system (not shown) that is configured to adjust and/or control the temperature of substrate holder 120 and the wafer 125 .
- the heating system or cooling system may comprise a re-circulating flow of heat transfer fluid that receives heat from substrate holder 120 and transfers heat to a heat exchanger system (not shown) when cooling, or transfers heat from the heat exchanger system to substrate holder 120 when heating.
- heating/cooling elements such as resistive heating elements, or thermo-electric heaters/coolers can be included in the substrate holder 120 , as well as the chamber wall of the processing chamber 110 and any other component within the processing system 100 .
- a heat transfer gas can be delivered to the backside of wafer 125 via a backside gas supply system 126 in order to improve the gas-gap thermal conductance between wafer 125 and substrate holder 120 .
- a backside gas supply system 126 can be utilized when temperature control of the wafer 125 is required at elevated or reduced temperatures.
- the backside gas supply system can comprise a two-zone gas distribution system, wherein the helium gas-gap pressure can be independently varied between the center and the edge of wafer 125 .
- substrate holder 120 can comprise an electrode 122 through which RF power is coupled to the processing region 145 .
- substrate holder 120 can be electrically biased at a RF voltage via the transmission of RF power from a RF generator 130 through an optional impedance match network 132 to substrate holder 120 .
- the RF electrical bias can serve to heat electrons to form and maintain plasma.
- the system 100 can operate as an RIE reactor, wherein the chamber and an upper gas injection electrode serve as ground surfaces.
- the electrical bias of electrode 122 at a RF voltage may be pulsed using pulsed bias signal controller 131 .
- the RF power output from the RF generator 130 may be pulsed between an off-state and an on-state, for example. Alternately, RF power is applied to the substrate holder electrode at multiple frequencies.
- impedance match network 132 can improve the transfer of RF power to plasma in plasma processing chamber 110 by reducing the reflected power. Match network topologies (e.g. L-type, ⁇ -type, T-type, etc.) and automatic control methods are well known to those skilled in the art.
- Gas distribution system 140 may comprise a showerhead design for introducing a mixture of process gases.
- gas distribution system 140 may comprise a multi-zone showerhead design for introducing a mixture of process gases, and adjusting the distribution of the mixture of process gases above wafer 125 .
- the multi-zone showerhead design may be configured to adjust the process gas flow or composition to a substantially peripheral region above wafer 125 relative to the amount of process gas flow or composition to a substantially central region above wafer 125 .
- gases may be dispensed in a suitable combination to form a highly uniform plasma within the chamber 110 .
- Vacuum pumping system 150 can include a turbo-molecular vacuum pump (TMP) capable of a pumping speed up to about 8000 liters per second (and greater) and a gate valve for throttling the chamber pressure.
- TMP turbo-molecular vacuum pump
- an 800 to 3000 liter per second TMP can be employed.
- TMPs are useful for low pressure processing, typically less than about 50 mTorr.
- a mechanical booster pump and dry roughing pump can be used.
- a device for monitoring chamber pressure (not shown) can be coupled to the plasma processing chamber 110 .
- the source controller 155 can comprise a microprocessor, memory, and a digital I/O port capable of generating control voltages sufficient to communicate and activate inputs to processing system 100 as well as monitor outputs from plasma processing system 100 .
- source controller 155 can be coupled to and can exchange information with RF generator 130 , pulsed bias signal controller 131 , impedance match network 132 , the gas distribution system 140 , the gas supply 190 , vacuum pumping system 150 , as well as the substrate heating/cooling system (not shown), the backside gas supply system 126 , and/or the electrostatic clamping system 128 .
- a program stored in the memory can be utilized to activate the inputs to the aforementioned components of processing system 100 according to a process recipe in order to perform a plasma assisted process, such as a plasma etch process or a post heating treatment process, on wafer 125 .
- a plasma assisted process such as a plasma etch process or a post heating treatment process
- the processing system 100 can further comprise an upper electrode 170 to which RF power can be coupled from RF generator 172 through optional impedance match network 174 .
- a frequency for the application of RF power to the upper electrode can range from about 0.1 MHz to about 200 MHz, in one embodiment.
- the present embodiments may be used in connection with Inductively Coupled Plasma (ICP) sources, Capacitive Coupled Plasma (CCP) sources, Radial Line Slot Antenna (RLSATM) sources configured to operate in GHz frequency ranges, Electron Cyclotron Resonance (ECR) sources configured to operate in sub-GHz to GHz ranges, and others.
- a frequency for the application of power to the lower electrode can range from about 0.1 MHz to about 80 MHz.
- source controller 155 is coupled to RF generator 172 and impedance match network 174 in order to control the application of RF power to upper electrode 170 .
- the design and implementation of an upper electrode is well known to those skilled in the art.
- the upper electrode 170 and the gas distribution system 140 can be designed within the same chamber assembly, as shown.
- upper electrode 170 may comprise a multi-zone electrode design for adjusting the RF power distribution coupled to plasma above wafer 125 .
- the upper electrode 170 may be segmented into a center electrode and an edge electrode.
- additional devices such as sensors or metrology devices can be coupled to the processing chamber 110 and to the source controller 155 to collect real time data and use such real time data to concurrently control two or more selected integration operating variables in two or more steps involving deposition processes, RIE processes, pull processes, profile reformation processes, heating treatment processes and/or pattern transfer processes of the integration scheme.
- the same data can be used to ensure integration targets including completion of post heat treatment, patterning uniformity (uniformity), pulldown of structures (pulldown), slimming of structures (slimming), aspect ratio of structures (aspect ratio), line width roughness, substrate throughput, cost of ownership, and the like are achieved.
- RF power modulation of the electrodes can provide control over time-averaged ion flux and the ion energy.
- processing chambers may utilize fluid coatings during device processing, including for example, a wet etch system.
- a system 200 for wet etch is illustrated in FIG. 2 .
- the system 200 includes a wet etch chamber 210 to contain the wet etch chemicals, which may include harsh acids in some embodiments.
- wet etch acids may include a weak hydrofluoric acid (HF) dilution (e.g., HF/HCl), or other less aggressive etch recipes known to those of skill in the art.
- HF weak hydrofluoric acid
- the substrate 125 is placed within the chamber 210 on a rotating substrate holder 212 , such as a plate or chuck.
- the rotating substrate holder 212 may be rotated at various rates of rotation by a motorized base 218 .
- the motorized base 218 may be controlled by a controller 220 .
- the etch controller 220 may control a rate at which an etch solution dispenser 215 , such as a nozzle or showerhead, may dispense an etch fluid 216 , such as the HF dilution.
- the etch solution may be drawn across a surface of the substrate 125 by centrifugal force, thereby removing particles of material from the substrate surface.
- the etch rate can be controlled by the etch controller 220 , by adjusting the rate of rotation, the rate of dispensing, or both.
- a gas 226 may be introduced into the wet etch chamber 210 by as gas injection system 222 .
- the gas injection system 222 may be substantially similar to the gas injection system 122 described in FIG. 1 , but may be configured to inject gases specific for wet etch chemistries.
- the gas injection system 222 may be coupled to and controlled by the etch controller 220 .
- the gas 226 may be selected according to the wet etch chemistry selected, and may facilitate coverage of the surface of the substrate 125 with the wet etch chemicals 216 .
- the gas 226 may be gaseous hydrogen fluoride (HF) in embodiments where the etch fluid is an HF dilution.
- HF gaseous hydrogen fluoride
- FIG. 3 illustrates an embodiment of a method 300 for semiconductor BEOL interconnect using multiple materials in an FSAV process.
- the method 300 includes receiving a substrate with a patterned structure formed on a surface of the substrate, as shown at block 302 .
- the method 300 may also include depositing a first interconnect material in a first region of the patterned structure as shown at block 304 .
- Such methods may also include depositing a second interconnect material in a second region of the patterned structure, wherein the first interconnect material is different from the second interconnect material, and wherein the first region and the second region include a common layer of the patterned structure as shown at block 306 .
- FIG. 4 illustrates a further embodiment of a method 400 for semiconductor BEOL interconnect using multiple materials in an FSAV process.
- the method 400 includes forming a first trench pattern in the first region as shown at block 402 .
- the method 400 further includes forming the first liner comprising the first liner material over at least one layer of the substrate and in the first trench, and forming a layer of the first interconnect material over the first liner as shown at block 404 .
- the method 400 includes removing excess of the first interconnect material from the surface of the substrate in the second region and forming a first recess in the first region.
- the method 400 includes removing the first liner material from the second region.
- the method 400 may also include forming a filling layer in the first recess and over the second region as shown at block 410 .
- the method 400 includes forming at least one hard mask layer over the filling layer, and forming a patterned lithography film over the hard mask layer, the patterned lithography film defining a pattern of a second trench to be formed in the second region.
- the method 400 includes forming the second trench in the second region in the pattern defined by the lithography film.
- the method 400 may also include removing the hard mask layer, and removing the filling layer as shown at block 416 .
- the method 400 may include depositing the second liner over the first recess and over the second trench, and depositing the second interconnect material in the second trench over the second liner material as shown at block 418 .
- the method 400 includes removing excess of the second interconnect material from the surface of the substrate and forming a chemical mechanical polish (CMP) dummy over the first interconnect material, the CMP dummy comprising the second interconnect material.
- CMP chemical mechanical polish
- the method 400 includes removing a portion of the second interconnect material from the first region and from the second region to a depth of the CMP dummy.
- the method 400 may include forming an etch stop layer over the first interconnect material and the second interconnect material, and forming a second level interconnect structure comprising the first interconnect material and the second interconnect material. For example, each of the steps 402 - 424 may be repeated to form a second level interconnect structure coupled to the first level interconnect structure.
- FIGS. 3-4 various steps of the methods described in FIGS. 3-4 may be implemented in the systems of FIGS. 1 and 2 . Additional systems, such as chemical mechanical polish (CMP) systems, physical layer deposition (PLD) systems, and the like may be used as well.
- CMP chemical mechanical polish
- PLD physical layer deposition
- steps are to be performed by a specific system. For example, one of ordinary skill will recognize that trenching steps may be performed by the system of FIG. 1 and that certain hard mask removal steps may be performed by the wet etch system of FIG. 2 .
- FIG. 5 illustrates an embodiment of a product that may be produced by the methods of FIGS. 3-4 .
- the product is formed on the substrate 125 .
- the substrate 125 may include a first region 502 and a second region 504 .
- there is not physical boundaries between the first region 502 and the second region 504 except that certain features of a first type or first size are formed in the first region 502 and features of a second type or second size are formed in the second region 504 according to the described methods.
- a physical boundary may be formed.
- the substrate 125 may include multiple layers as described in further detail below with reference to FIGS. 6A-6L .
- a first set of interconnects 506 may be formed in the first region 502 and a second set of interconnects 508 may be formed in the second region 504 .
- the width of the first set of interconnects 506 may be different from a width of the second set of interconnects 508 .
- the substrate 125 may further include multiple interconnect levels.
- the substrate 125 may include a first interconnect level 514 and a second interconnect level 516 .
- a further set of first interconnects 510 may be formed in the first region of the second level 516 and a further set of second interconnects 512 may be formed in the second region of the second interconnect level 516 .
- the width of interconnects 510 may be different from the width of interconnects 512 .
- FIGS. 6A-6L illustrate a process flow for semiconductor BEOL interconnect using multiple materials in an FSAV process.
- FIGS. 6A-6L may correspond to embodiments of the steps 402 - 424 of the method 400 of FIG. 4 respectively.
- FIG. 6A illustrates forming a first trench pattern 610 in a first region 502 of the substrate 125 .
- the substrate 125 may include a plurality of layers, including an underlying layer 602 , an etch stop layer 604 , a low-k layer 606 and one or more hard mask layers 608 a , 608 b .
- the first trench pattern 610 may be performed using any one of a conventional single color exposure patterning process, a multiple color exposure patterning process, a self-aligned double patterning (SADP) process, a self-aligned quadruple patterning (SAQP) patterning process, or the like.
- SADP self-aligned double patterning
- SAQP self-aligned quadruple patterning
- FIG. 6B illustrates a result of a process for depositing a first liner 612 and a first interconnect material 614 in a first trench pattern 610 .
- the embodiment of FIG. 6B may include all of the layers described with relation to FIG. 6A , plus the liner layer 612 and the first interconnect material 614 .
- the liner layer 612 comprises a metal material.
- the liner layer 612 may be selected from materials including tantalum (Ta), tantalum nitride (TaN), titanium (Ti), titanium nitride (TiN), Cobalt (Co) or ruthenium (Ru).
- the first interconnect material 614 may include a metal, such as cobalt (Co), tungsten (W), ruthenium (Ru), nickel (Ni), molybdenum (Mo), iridium (Ir), or rhodium (Rh).
- a metal such as cobalt (Co), tungsten (W), ruthenium (Ru), nickel (Ni), molybdenum (Mo), iridium (Ir), or rhodium (Rh).
- FIG. 6C illustrates an embodiment of a result of removing an excess of the first interconnect material 614 and forming a first recess 616 in the first region 502 .
- the excess of first interconnect material 614 may be removed using either a dry etching process in the processing system of FIG. 1 or a wet etching process in the wet etch system of FIG. 2 .
- the recess may be formed by either process according to processing requirements. One of ordinary skill will recognize which process with be preferable for a given application.
- the excess of first interconnect material 614 may be removed in the second region 504 down to the hard mask layer 608 a , or 608 b as illustrated by arrow 618 .
- a portion of the first liner 612 may be removed. Specifically, the exposed portions of the first liner 612 in the recess 616 and the exposed first liner 612 in the second region 504 may be removed as illustrated in FIG. 6D .
- FIG. 6E illustrates an embodiment of a result of the step of forming a filling layer 620 in the first recess 618 and over the second region 504 .
- the filling layer 620 may include a spin on hard mask (SOH) material, an organic dielectric layer (ODL), an organic planarization layer (OPL), or an ash-less carbon (ACL) material.
- SOH spin on hard mask
- ODL organic dielectric layer
- OPL organic planarization layer
- ACL ash-less carbon
- ACL may be beneficial because the ACL may be removed by a thermal process and doesn't need plasma ashing or RIE which can cause metal oxidation and damage to the low-k layer 606 .
- one or more hard mask layers 622 may be formed over the filling layer 620 and one or more lithography films 624 a , 624 b may be formed over the hard mask layer 622 as illustrated at FIG. 6F .
- the lithography film 624 b may be patterned with a pattern 626 in the second region 504 according to a pattern that will define the shape and dimensions of the second trench patter 628 as illustrated in FIG. 6G .
- the hard mask layer 622 may be formed of a material such as TiN, TaN, W, SiN, SiON, or SiO2. In one embodiment, TiN may be used for the hard mask layer 622 because it is easily removed.
- FIG. 6G illustrates the result of a first etch 630 through the hard mask layer 622 , a second etch 632 through the filling layer 620 and a third etch 634 through the hard mask layers 608 a , 608 b and the low-k layer 606 to form the second trench pattern 628 in the second region 504 .
- FIG. 6H illustrates a result of a processing step of removing the hard mask layer 622 and filling layer 620 .
- the hard mask layer 622 may be removed using wet etching, such as EKC manufactured by TK10 Dupont, or other TiN wash products.
- the filling material 620 may be removed using a non-O 2 plasma etch or baking process.
- FIG. 6I illustrates a result of a processing step of depositing a second liner 638 and a second interconnect material 640 .
- the second liner material may be Ta, TaN, Ti, TiN, Co, Ru, or any combination of these materials.
- the second interconnect material 640 may be a metal.
- the second interconnect material may be at least one of copper (Cu), aluminum (Al), silver (Ag) or gold (Au).
- FIG. 6J illustrates a result of a process for removing excess of the second interconnect material 640 .
- the second interconnect material 640 may be removed by a chemical mechanical polish (CMP) process as shown by arrow 642 .
- CMP chemical mechanical polish
- the second interconnect material 640 may be removed until the hard mask layer(s) 608 a, b are removed from the surface of the high-k layer 606 .
- such a process may yield one or more CMP dummy features 644 in the first recesses 618 as shown FIG. 6C .
- FIG. 6K illustrates a result of a process for removing a dummy cap 644 of the second interconnect material in the first recess 646 and forming a second recess 648 in the second region 504 .
- Recess etching may be performed by wet etch processes.
- the second liner 638 may also be removed in exposed regions by a wet etch process.
- FIG. 6L illustrates a result of a process for forming an etch stop layer 650 .
- the etch stop layer 650 may comprise silicon carbonitride (SiCN), silicon mononitride (SiN), aluminum nitride (AlN), aluminum monoxide (AlO), silicon carbide (SiC), n-doped silicon carbide also known as NDC, oxygen doped silicon carbide (ODC) material and other similar materials, which is deposited by either chemical vapor deposition (CVD) or atomic layer deposition (ALD) techniques.
- the etch stop layer 650 may separate a first interconnect level 514 from a second interconnect level 516 .
- additional layers may be formed on the etch stop layer 650 and the described process may be repeated to form interconnect features 510 and 512 on the second interconnect level 516 .
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
- The present invention relates to systems and methods for substrate processing, and more particularly to methods and systems for semiconductor back end of line (BEOL) interconnect using multiple materials in a fully self-aligned via (FSAV) process.
- As smaller sized features in semiconductor devices are explored, many physical and processing challenges need to be overcome. One such challenge arises with the formation of layer to layer interconnect structures, commonly referred to as vias. As device footprint decreases, the required via width is also shrinking, but not all material are suitable for the narrow width vias. For example, it has be noticed that copper, which has previously been used for device layer interconnects may have too high resistivity. Other materials may be better suited for the narrow interconnects, but not all of the interconnects on a single BEOL layer are always narrow sized interconnects. Some wider interconnects may be two or three times the width, or more. Unfortunately, it has been observed that gaps or other non-uniformities may occur when materials that are suitable for the narrow interconnects are used for formation of the wider interconnects.
- Embodiments of systems and methods for semiconductor BEOL interconnect using multiple materials in an FSAV process. In an embodiment, a method includes receiving a substrate with a patterned structure formed on a surface of the substrate. A method may also include depositing a first interconnect material in a first region of the patterned structure. Such methods may also include depositing a second interconnect material in a second region of the patterned structure, wherein the first interconnect material is different from the second interconnect material, and wherein the first region and the second region include a common layer of the patterned structure.
- The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and, together with the general description of the invention given above, and the detailed description given below, serve to describe the invention.
-
FIG. 1 illustrates one embodiment of a reactive ion etch (RIE) tool for semiconductor processing. -
FIG. 2 illustrates one embodiment of a wet etch tool for semiconductor device processing. -
FIG. 3 illustrates one embodiment of a method for semiconductor BEOL interconnect using multiple materials in an FSAV process. -
FIG. 4 illustrates one embodiment of a method for semiconductor BEOL interconnect using multiple materials in an FSAV process. -
FIG. 5 illustrates an embodiment of a product of the processes ofFIG. 3 orFIG. 4 . -
FIG. 6A illustrates one embodiment of a processing step in a processing flow for semiconductor BEOL interconnect using multiple materials in an FSAV process. -
FIG. 6B illustrates one embodiment of a processing step in a processing flow for semiconductor BEOL interconnect using multiple materials in an FSAV process. -
FIG. 6C illustrates one embodiment of a processing step in a processing flow for semiconductor BEOL interconnect using multiple materials in an FSAV process. -
FIG. 6D illustrates one embodiment of a processing step in a processing flow for semiconductor BEOL interconnect using multiple materials in an FSAV process. -
FIG. 6E illustrates one embodiment of a processing step in a processing flow for semiconductor BEOL interconnect using multiple materials in an FSAV process. -
FIG. 6F illustrates one embodiment of a processing step in a processing flow for semiconductor BEOL interconnect using multiple materials in an FSAV process. -
FIG. 6G illustrates one embodiment of a processing step in a processing flow for semiconductor BEOL interconnect using multiple materials in an FSAV process. -
FIG. 6H illustrates one embodiment of a processing step in a processing flow for semiconductor BEOL interconnect using multiple materials in an FSAV process. -
FIG. 6I illustrates one embodiment of a processing step in a processing flow for semiconductor BEOL interconnect using multiple materials in an FSAV process. -
FIG. 6J illustrates one embodiment of a processing step in a processing flow for semiconductor BEOL interconnect using multiple materials in an FSAV process. -
FIG. 6K illustrates one embodiment of a processing step in a processing flow for semiconductor BEOL interconnect using multiple materials in an FSAV process. -
FIG. 6L illustrates one embodiment of a processing step in a processing flow for semiconductor BEOL interconnect using multiple materials in an FSAV process. - Methods and systems for semiconductor BEOL interconnect using multiple materials in an FSAV process are presented. However, one skilled in the relevant art will recognize that the various embodiments may be practiced without one or more of the specific details, or with other replacement and/or additional methods, materials, or components. In other instances, well-known structures, materials, or operations are not shown or described in detail to avoid obscuring aspects of various embodiments of the invention.
- Similarly, for purposes of explanation, specific numbers, materials, and configurations are set forth in order to provide a thorough understanding of the invention. Nevertheless, the invention may be practiced without specific details. Furthermore, it is understood that the various embodiments shown in the figures are illustrative representations and are not necessarily drawn to scale. In referencing the figures, like numerals refer to like parts throughout.
- Reference throughout this specification to “one embodiment” or “an embodiment” or variation thereof means that a particular feature, structure, material, or characteristic described in connection with the embodiment is included in at least one embodiment of the invention, but does not denote that they are present in every embodiment. Thus, the appearances of the phrases such as “in one embodiment” or “in an embodiment” in various places throughout this specification are not necessarily referring to the same embodiment of the invention. Furthermore, the particular features, structures, materials, or characteristics may be combined in any suitable manner in one or more embodiments. Various additional layers and/or structures may be included and/or described features may be omitted in other embodiments.
- Additionally, it is to be understood that “a” or “an” may mean “one or more” unless explicitly stated otherwise.
- Various operations will be described as multiple discrete operations in turn, in a manner that is most helpful in understanding the invention. However, the order of description should not be construed as to imply that these operations are necessarily order dependent. In particular, these operations need not be performed in the order of presentation. Operations described may be performed in a different order than the described embodiment. Various additional operations may be performed and/or described operations may be omitted in additional embodiments.
- As used herein, the term “substrate” means and includes a base material or construction upon which materials are formed. It will be appreciated that the substrate may include a single material, a plurality of layers of different materials, a layer or layers having regions of different materials or different structures in them, etc. These materials may include semiconductors, insulators, conductors, or combinations thereof. For example, the substrate may be a semiconductor substrate, a base semiconductor layer on a supporting structure, a metal electrode or a semiconductor substrate having one or more layers, structures or regions formed thereon. The substrate may be a conventional silicon substrate or other bulk substrate comprising a layer of semi-conductive material. As used herein, the term “bulk substrate” means and includes not only silicon wafers, but also silicon-on-insulator (“SOI”) substrates, such as silicon-on-sapphire (“SOS”) substrates and silicon-on-glass (“SOG”) substrates, epitaxial layers of silicon on a base semiconductor foundation, and other semiconductor or optoelectronic materials, such as silicon-germanium, germanium, gallium arsenide, gallium nitride, and indium phosphide. The substrate may be doped or undoped.
- Referring now to the drawings, where like reference numerals designate identical or corresponding parts throughout the several views.
-
FIG. 1 is an embodiment of asystem 100 for semiconductor BEOL interconnect using multiple materials in an FSAV process. In a further embodiment, the system may be configured to perform semiconductor BEOL interconnect using multiple materials in an FSAV process as described with reference toFIGS. 3-6L . An etch and plasma-assisteddeposition system 100 configured to perform the above identified process conditions is depicted inFIG. 1 comprising aprocessing chamber 110,substrate holder 120, upon which awafer 125 to be processed is affixed, andvacuum pumping system 150. Thewafer 125 can be a semiconductor substrate, a wafer, a flat panel display, or a liquid crystal display.Processing chamber 110 can be configured to facilitate etching theprocessing region 145 in the vicinity of a surface of thewafer 125. An ionizable gas or mixture of process gases is introduced via agas distribution system 140. For a given flow of process gas, the process pressure is adjusted using thevacuum pumping system 150. - The
wafer 125 can be affixed to thesubstrate holder 120 via a clamping system (not shown), such as a mechanical clamping system or an electrical clamping system (e.g., an electrostatic clamping system). Furthermore,substrate holder 120 can include a heating system (not shown) or a cooling system (not shown) that is configured to adjust and/or control the temperature ofsubstrate holder 120 and thewafer 125. The heating system or cooling system may comprise a re-circulating flow of heat transfer fluid that receives heat fromsubstrate holder 120 and transfers heat to a heat exchanger system (not shown) when cooling, or transfers heat from the heat exchanger system tosubstrate holder 120 when heating. In other embodiments, heating/cooling elements, such as resistive heating elements, or thermo-electric heaters/coolers can be included in thesubstrate holder 120, as well as the chamber wall of theprocessing chamber 110 and any other component within theprocessing system 100. - Additionally, a heat transfer gas can be delivered to the backside of
wafer 125 via a backsidegas supply system 126 in order to improve the gas-gap thermal conductance betweenwafer 125 andsubstrate holder 120. Such a system can be utilized when temperature control of thewafer 125 is required at elevated or reduced temperatures. For example, the backside gas supply system can comprise a two-zone gas distribution system, wherein the helium gas-gap pressure can be independently varied between the center and the edge ofwafer 125. - In the embodiment shown in
FIG. 1 ,substrate holder 120 can comprise anelectrode 122 through which RF power is coupled to theprocessing region 145. For example,substrate holder 120 can be electrically biased at a RF voltage via the transmission of RF power from aRF generator 130 through an optionalimpedance match network 132 tosubstrate holder 120. The RF electrical bias can serve to heat electrons to form and maintain plasma. In this configuration, thesystem 100 can operate as an RIE reactor, wherein the chamber and an upper gas injection electrode serve as ground surfaces. - Furthermore, the electrical bias of
electrode 122 at a RF voltage may be pulsed using pulsedbias signal controller 131. The RF power output from theRF generator 130 may be pulsed between an off-state and an on-state, for example. Alternately, RF power is applied to the substrate holder electrode at multiple frequencies. Furthermore,impedance match network 132 can improve the transfer of RF power to plasma inplasma processing chamber 110 by reducing the reflected power. Match network topologies (e.g. L-type, π-type, T-type, etc.) and automatic control methods are well known to those skilled in the art. -
Gas distribution system 140 may comprise a showerhead design for introducing a mixture of process gases. Alternatively,gas distribution system 140 may comprise a multi-zone showerhead design for introducing a mixture of process gases, and adjusting the distribution of the mixture of process gases abovewafer 125. For example, the multi-zone showerhead design may be configured to adjust the process gas flow or composition to a substantially peripheral region abovewafer 125 relative to the amount of process gas flow or composition to a substantially central region abovewafer 125. In such an embodiment, gases may be dispensed in a suitable combination to form a highly uniform plasma within thechamber 110. -
Vacuum pumping system 150 can include a turbo-molecular vacuum pump (TMP) capable of a pumping speed up to about 8000 liters per second (and greater) and a gate valve for throttling the chamber pressure. In conventional plasma processing devices utilized for dry plasma etching, an 800 to 3000 liter per second TMP can be employed. TMPs are useful for low pressure processing, typically less than about 50 mTorr. For high pressure processing (i.e., greater than about 80 mTorr), a mechanical booster pump and dry roughing pump can be used. Furthermore, a device for monitoring chamber pressure (not shown) can be coupled to theplasma processing chamber 110. - In an embodiment, the
source controller 155 can comprise a microprocessor, memory, and a digital I/O port capable of generating control voltages sufficient to communicate and activate inputs toprocessing system 100 as well as monitor outputs fromplasma processing system 100. Moreover,source controller 155 can be coupled to and can exchange information withRF generator 130, pulsedbias signal controller 131,impedance match network 132, thegas distribution system 140, thegas supply 190,vacuum pumping system 150, as well as the substrate heating/cooling system (not shown), the backsidegas supply system 126, and/or theelectrostatic clamping system 128. For example, a program stored in the memory can be utilized to activate the inputs to the aforementioned components ofprocessing system 100 according to a process recipe in order to perform a plasma assisted process, such as a plasma etch process or a post heating treatment process, onwafer 125. - In addition, the
processing system 100 can further comprise anupper electrode 170 to which RF power can be coupled fromRF generator 172 through optionalimpedance match network 174. A frequency for the application of RF power to the upper electrode can range from about 0.1 MHz to about 200 MHz, in one embodiment. Alternatively, the present embodiments may be used in connection with Inductively Coupled Plasma (ICP) sources, Capacitive Coupled Plasma (CCP) sources, Radial Line Slot Antenna (RLSA™) sources configured to operate in GHz frequency ranges, Electron Cyclotron Resonance (ECR) sources configured to operate in sub-GHz to GHz ranges, and others. Additionally, a frequency for the application of power to the lower electrode can range from about 0.1 MHz to about 80 MHz. Moreover,source controller 155 is coupled toRF generator 172 andimpedance match network 174 in order to control the application of RF power toupper electrode 170. The design and implementation of an upper electrode is well known to those skilled in the art. Theupper electrode 170 and thegas distribution system 140 can be designed within the same chamber assembly, as shown. Alternatively,upper electrode 170 may comprise a multi-zone electrode design for adjusting the RF power distribution coupled to plasma abovewafer 125. For example, theupper electrode 170 may be segmented into a center electrode and an edge electrode. - Depending on the applications, additional devices such as sensors or metrology devices can be coupled to the
processing chamber 110 and to thesource controller 155 to collect real time data and use such real time data to concurrently control two or more selected integration operating variables in two or more steps involving deposition processes, RIE processes, pull processes, profile reformation processes, heating treatment processes and/or pattern transfer processes of the integration scheme. Furthermore, the same data can be used to ensure integration targets including completion of post heat treatment, patterning uniformity (uniformity), pulldown of structures (pulldown), slimming of structures (slimming), aspect ratio of structures (aspect ratio), line width roughness, substrate throughput, cost of ownership, and the like are achieved. - By modulating the applied power, typically through variation of the pulse frequency and duty ratio, it is possible to obtain markedly different plasma properties from those produced in continuous wave (CW). Consequently, RF power modulation of the electrodes can provide control over time-averaged ion flux and the ion energy.
- Additional embodiments of processing chambers may utilize fluid coatings during device processing, including for example, a wet etch system. An example of a
system 200 for wet etch is illustrated inFIG. 2 . In such an embodiment, thesystem 200 includes awet etch chamber 210 to contain the wet etch chemicals, which may include harsh acids in some embodiments. Examples of wet etch acids may include a weak hydrofluoric acid (HF) dilution (e.g., HF/HCl), or other less aggressive etch recipes known to those of skill in the art. - In an embodiment, the
substrate 125 is placed within thechamber 210 on arotating substrate holder 212, such as a plate or chuck. Therotating substrate holder 212 may be rotated at various rates of rotation by amotorized base 218. In an embodiment, themotorized base 218 may be controlled by acontroller 220. Additionally, theetch controller 220 may control a rate at which anetch solution dispenser 215, such as a nozzle or showerhead, may dispense anetch fluid 216, such as the HF dilution. The etch solution may be drawn across a surface of thesubstrate 125 by centrifugal force, thereby removing particles of material from the substrate surface. The etch rate can be controlled by theetch controller 220, by adjusting the rate of rotation, the rate of dispensing, or both. - Similarly, a
gas 226 may be introduced into thewet etch chamber 210 by asgas injection system 222. Thegas injection system 222 may be substantially similar to thegas injection system 122 described inFIG. 1 , but may be configured to inject gases specific for wet etch chemistries. Thegas injection system 222 may be coupled to and controlled by theetch controller 220. In various embodiments, thegas 226 may be selected according to the wet etch chemistry selected, and may facilitate coverage of the surface of thesubstrate 125 with thewet etch chemicals 216. For example, thegas 226 may be gaseous hydrogen fluoride (HF) in embodiments where the etch fluid is an HF dilution. One of ordinary skill will recognize various other combinations ofgas 226 and etchfluids 216 which may be beneficial. -
FIG. 3 illustrates an embodiment of amethod 300 for semiconductor BEOL interconnect using multiple materials in an FSAV process. In an embodiment, themethod 300 includes receiving a substrate with a patterned structure formed on a surface of the substrate, as shown atblock 302. Themethod 300 may also include depositing a first interconnect material in a first region of the patterned structure as shown atblock 304. Such methods may also include depositing a second interconnect material in a second region of the patterned structure, wherein the first interconnect material is different from the second interconnect material, and wherein the first region and the second region include a common layer of the patterned structure as shown atblock 306. -
FIG. 4 illustrates a further embodiment of amethod 400 for semiconductor BEOL interconnect using multiple materials in an FSAV process. In an embodiment, themethod 400 includes forming a first trench pattern in the first region as shown atblock 402. In an embodiment, themethod 400 further includes forming the first liner comprising the first liner material over at least one layer of the substrate and in the first trench, and forming a layer of the first interconnect material over the first liner as shown atblock 404. Atblock 406, themethod 400 includes removing excess of the first interconnect material from the surface of the substrate in the second region and forming a first recess in the first region. Atblock 408, themethod 400 includes removing the first liner material from the second region. Themethod 400 may also include forming a filling layer in the first recess and over the second region as shown atblock 410. - At
block 412, themethod 400 includes forming at least one hard mask layer over the filling layer, and forming a patterned lithography film over the hard mask layer, the patterned lithography film defining a pattern of a second trench to be formed in the second region. Atblock 414, themethod 400 includes forming the second trench in the second region in the pattern defined by the lithography film. Themethod 400 may also include removing the hard mask layer, and removing the filling layer as shown atblock 416. Also, themethod 400 may include depositing the second liner over the first recess and over the second trench, and depositing the second interconnect material in the second trench over the second liner material as shown atblock 418. - At
block 420, themethod 400 includes removing excess of the second interconnect material from the surface of the substrate and forming a chemical mechanical polish (CMP) dummy over the first interconnect material, the CMP dummy comprising the second interconnect material. Atblock 422, themethod 400 includes removing a portion of the second interconnect material from the first region and from the second region to a depth of the CMP dummy. - Additionally, the
method 400 may include forming an etch stop layer over the first interconnect material and the second interconnect material, and forming a second level interconnect structure comprising the first interconnect material and the second interconnect material. For example, each of the steps 402-424 may be repeated to form a second level interconnect structure coupled to the first level interconnect structure. - One of ordinary skill will recognize that various steps of the methods described in
FIGS. 3-4 may be implemented in the systems ofFIGS. 1 and 2 . Additional systems, such as chemical mechanical polish (CMP) systems, physical layer deposition (PLD) systems, and the like may be used as well. One of ordinary skill will recognize which steps are to be performed by a specific system. For example, one of ordinary skill will recognize that trenching steps may be performed by the system ofFIG. 1 and that certain hard mask removal steps may be performed by the wet etch system ofFIG. 2 . -
FIG. 5 illustrates an embodiment of a product that may be produced by the methods ofFIGS. 3-4 . In an embodiment the product is formed on thesubstrate 125. Thesubstrate 125 may include afirst region 502 and asecond region 504. In an embodiment there is not physical boundaries between thefirst region 502 and thesecond region 504, except that certain features of a first type or first size are formed in thefirst region 502 and features of a second type or second size are formed in thesecond region 504 according to the described methods. In another embodiment, a physical boundary may be formed. Thesubstrate 125 may include multiple layers as described in further detail below with reference toFIGS. 6A-6L . In an embodiment a first set ofinterconnects 506 may be formed in thefirst region 502 and a second set ofinterconnects 508 may be formed in thesecond region 504. As illustrated, the width of the first set ofinterconnects 506 may be different from a width of the second set ofinterconnects 508. - The
substrate 125 may further include multiple interconnect levels. For example, thesubstrate 125 may include afirst interconnect level 514 and asecond interconnect level 516. In an embodiment, a further set offirst interconnects 510 may be formed in the first region of thesecond level 516 and a further set ofsecond interconnects 512 may be formed in the second region of thesecond interconnect level 516. As shown, the width ofinterconnects 510 may be different from the width ofinterconnects 512. -
FIGS. 6A-6L illustrate a process flow for semiconductor BEOL interconnect using multiple materials in an FSAV process.FIGS. 6A-6L may correspond to embodiments of the steps 402-424 of themethod 400 ofFIG. 4 respectively.FIG. 6A illustrates forming afirst trench pattern 610 in afirst region 502 of thesubstrate 125. In an embodiment, thesubstrate 125 may include a plurality of layers, including anunderlying layer 602, anetch stop layer 604, a low-k layer 606 and one or more hard mask layers 608 a, 608 b. In an embodiment thefirst trench pattern 610 may be performed using any one of a conventional single color exposure patterning process, a multiple color exposure patterning process, a self-aligned double patterning (SADP) process, a self-aligned quadruple patterning (SAQP) patterning process, or the like. -
FIG. 6B illustrates a result of a process for depositing afirst liner 612 and afirst interconnect material 614 in afirst trench pattern 610. The embodiment ofFIG. 6B may include all of the layers described with relation toFIG. 6A , plus theliner layer 612 and thefirst interconnect material 614. In an embodiment, theliner layer 612 comprises a metal material. Specifically, theliner layer 612 may be selected from materials including tantalum (Ta), tantalum nitride (TaN), titanium (Ti), titanium nitride (TiN), Cobalt (Co) or ruthenium (Ru). In an embodiment, thefirst interconnect material 614 may include a metal, such as cobalt (Co), tungsten (W), ruthenium (Ru), nickel (Ni), molybdenum (Mo), iridium (Ir), or rhodium (Rh). -
FIG. 6C illustrates an embodiment of a result of removing an excess of thefirst interconnect material 614 and forming afirst recess 616 in thefirst region 502. In an embodiment, the excess offirst interconnect material 614 may be removed using either a dry etching process in the processing system ofFIG. 1 or a wet etching process in the wet etch system ofFIG. 2 . Similarly, the recess may be formed by either process according to processing requirements. One of ordinary skill will recognize which process with be preferable for a given application. In an embodiment, the excess offirst interconnect material 614 may be removed in thesecond region 504 down to thehard mask layer arrow 618. In a further embodiment, a portion of thefirst liner 612 may be removed. Specifically, the exposed portions of thefirst liner 612 in therecess 616 and the exposedfirst liner 612 in thesecond region 504 may be removed as illustrated inFIG. 6D . -
FIG. 6E illustrates an embodiment of a result of the step of forming afilling layer 620 in thefirst recess 618 and over thesecond region 504. In an embodiment, thefilling layer 620 may include a spin on hard mask (SOH) material, an organic dielectric layer (ODL), an organic planarization layer (OPL), or an ash-less carbon (ACL) material. In some embodiments, ACL may be beneficial because the ACL may be removed by a thermal process and doesn't need plasma ashing or RIE which can cause metal oxidation and damage to the low-k layer 606. - In an embodiment, one or more hard mask layers 622 may be formed over the
filling layer 620 and one ormore lithography films hard mask layer 622 as illustrated atFIG. 6F . In an embodiment, thelithography film 624 b may be patterned with a pattern 626 in thesecond region 504 according to a pattern that will define the shape and dimensions of thesecond trench patter 628 as illustrated inFIG. 6G . In an embodiment, thehard mask layer 622 may be formed of a material such as TiN, TaN, W, SiN, SiON, or SiO2. In one embodiment, TiN may be used for thehard mask layer 622 because it is easily removed. -
FIG. 6G illustrates the result of afirst etch 630 through thehard mask layer 622, asecond etch 632 through thefilling layer 620 and athird etch 634 through the hard mask layers 608 a, 608 b and the low-k layer 606 to form thesecond trench pattern 628 in thesecond region 504. -
FIG. 6H illustrates a result of a processing step of removing thehard mask layer 622 and fillinglayer 620. In an embodiment, thehard mask layer 622 may be removed using wet etching, such as EKC manufactured by TK10 Dupont, or other TiN wash products. The fillingmaterial 620 may be removed using a non-O2 plasma etch or baking process. -
FIG. 6I illustrates a result of a processing step of depositing asecond liner 638 and asecond interconnect material 640. In an embodiment, the second liner material may be Ta, TaN, Ti, TiN, Co, Ru, or any combination of these materials. One of ordinary skill may recognize additional suitable materials that may form the liner material. In an embodiment, thesecond interconnect material 640 may be a metal. In further embodiments, the second interconnect material may be at least one of copper (Cu), aluminum (Al), silver (Ag) or gold (Au). -
FIG. 6J illustrates a result of a process for removing excess of thesecond interconnect material 640. In an embodiment, thesecond interconnect material 640 may be removed by a chemical mechanical polish (CMP) process as shown byarrow 642. In a further embodiment, thesecond interconnect material 640 may be removed until the hard mask layer(s) 608 a, b are removed from the surface of the high-k layer 606. In an embodiment such a process may yield one or more CMP dummy features 644 in thefirst recesses 618 as shownFIG. 6C . -
FIG. 6K illustrates a result of a process for removing adummy cap 644 of the second interconnect material in thefirst recess 646 and forming asecond recess 648 in thesecond region 504. Recess etching may be performed by wet etch processes. In a further embodiment, thesecond liner 638 may also be removed in exposed regions by a wet etch process. -
FIG. 6L illustrates a result of a process for forming anetch stop layer 650. In such an embodiment, theetch stop layer 650 may comprise silicon carbonitride (SiCN), silicon mononitride (SiN), aluminum nitride (AlN), aluminum monoxide (AlO), silicon carbide (SiC), n-doped silicon carbide also known as NDC, oxygen doped silicon carbide (ODC) material and other similar materials, which is deposited by either chemical vapor deposition (CVD) or atomic layer deposition (ALD) techniques. In an embodiment, theetch stop layer 650 may separate afirst interconnect level 514 from asecond interconnect level 516. In such an embodiment, additional layers may be formed on theetch stop layer 650 and the described process may be repeated to form interconnect features 510 and 512 on thesecond interconnect level 516. - Additional advantages and modifications will readily appear to those skilled in the art. The invention in its broader aspects is therefore not limited to the specific details, representative apparatus and method, and illustrative examples shown and described. Accordingly, departures may be made from such details without departing from the scope of the general inventive concept.
Claims (16)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/356,434 US10777456B1 (en) | 2019-03-18 | 2019-03-18 | Semiconductor back end of line (BEOL) interconnect using multiple materials in a fully self-aligned via (FSAV) process |
KR1020200032784A KR20200111117A (en) | 2019-03-18 | 2020-03-17 | Semiconductor back end of line (beol) interconnect using multiple materials in a fully self-aligned via (fsav) process |
CN202010193451.7A CN111710643A (en) | 2019-03-18 | 2020-03-18 | Semiconductor back end interconnection using multiple materials in a fully self-aligned via process |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/356,434 US10777456B1 (en) | 2019-03-18 | 2019-03-18 | Semiconductor back end of line (BEOL) interconnect using multiple materials in a fully self-aligned via (FSAV) process |
Publications (2)
Publication Number | Publication Date |
---|---|
US10777456B1 US10777456B1 (en) | 2020-09-15 |
US20200303253A1 true US20200303253A1 (en) | 2020-09-24 |
Family
ID=72425796
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/356,434 Active US10777456B1 (en) | 2019-03-18 | 2019-03-18 | Semiconductor back end of line (BEOL) interconnect using multiple materials in a fully self-aligned via (FSAV) process |
Country Status (3)
Country | Link |
---|---|
US (1) | US10777456B1 (en) |
KR (1) | KR20200111117A (en) |
CN (1) | CN111710643A (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11450608B2 (en) * | 2020-08-07 | 2022-09-20 | Samsung Electronics Co., Ltd. | Integrated circuit devices including metal wires having etch stop layers on sidewalls thereof |
KR20220117469A (en) | 2021-02-17 | 2022-08-24 | 삼성전자주식회사 | Semiconductor device and method for fabricating the same |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000156480A (en) * | 1998-09-03 | 2000-06-06 | Hitachi Ltd | Semiconductor integrated circuit device and manufacture thereof |
US7772108B2 (en) * | 2004-06-25 | 2010-08-10 | Samsung Electronics Co., Ltd. | Interconnection structures for semiconductor devices and methods of forming the same |
GB0507157D0 (en) * | 2005-04-08 | 2005-05-18 | Ami Semiconductor Belgium Bvba | Double trench for isolation of semiconductor devices |
US7071099B1 (en) | 2005-05-19 | 2006-07-04 | International Business Machines Corporation | Forming of local and global wiring for semiconductor product |
US7915166B1 (en) | 2007-02-22 | 2011-03-29 | Novellus Systems, Inc. | Diffusion barrier and etch stop films |
KR101010467B1 (en) * | 2007-09-10 | 2011-01-21 | 주식회사 하이닉스반도체 | Method of forming a contact plug in semiconductor device |
US20100252930A1 (en) | 2009-04-01 | 2010-10-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for Improving Performance of Etch Stop Layer |
CN101937863B (en) * | 2009-07-03 | 2012-01-25 | 中芯国际集成电路制造(上海)有限公司 | Method for making metal wiring |
CN102420174B (en) * | 2011-06-07 | 2013-09-11 | 上海华力微电子有限公司 | Method for filling through hole in dual damascene process |
CN102446710B (en) * | 2011-11-21 | 2013-12-04 | 上海华力微电子有限公司 | Method for manufacturing multilayer metal-silicon nitride-metal capacitor |
CN103165534B (en) * | 2011-12-08 | 2015-09-02 | 中芯国际集成电路制造(上海)有限公司 | The manufacture method of CMOS transistor metal gates |
CN103227143B (en) * | 2013-04-08 | 2016-08-24 | 上海华力微电子有限公司 | Shallow ditch groove separation process |
US9054164B1 (en) * | 2013-12-23 | 2015-06-09 | Intel Corporation | Method of forming high density, high shorting margin, and low capacitance interconnects by alternating recessed trenches |
US9520363B1 (en) * | 2015-08-19 | 2016-12-13 | International Business Machines Corporation | Forming CMOSFET structures with different contact liners |
US20170256449A1 (en) * | 2016-03-07 | 2017-09-07 | Globalfoundries Inc. | Methods of forming conductive structures with different material compositions in a metallization layer |
-
2019
- 2019-03-18 US US16/356,434 patent/US10777456B1/en active Active
-
2020
- 2020-03-17 KR KR1020200032784A patent/KR20200111117A/en unknown
- 2020-03-18 CN CN202010193451.7A patent/CN111710643A/en active Pending
Also Published As
Publication number | Publication date |
---|---|
CN111710643A (en) | 2020-09-25 |
US10777456B1 (en) | 2020-09-15 |
KR20200111117A (en) | 2020-09-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI621155B (en) | Method for increasing pattern density in self-aligned patterning schemes without using hard masks | |
US10748769B2 (en) | Methods and systems for patterning of low aspect ratio stacks | |
US10777456B1 (en) | Semiconductor back end of line (BEOL) interconnect using multiple materials in a fully self-aligned via (FSAV) process | |
US8282844B2 (en) | Method for etching metal nitride with high selectivity to other materials | |
KR101713336B1 (en) | Liner removal process | |
US10672618B2 (en) | Systems and methods for patterning features in tantalum nitride (TaN) layer | |
US10950444B2 (en) | Metal hard mask layers for processing of microelectronic workpieces | |
US10818507B2 (en) | Method of etching silicon nitride layers for the manufacture of microelectronic workpieces | |
WO2017151622A1 (en) | Trim method for patterning during various stages of an integration scheme | |
US20190244826A1 (en) | Method of line cut by multi-color patterning technique | |
US10867854B2 (en) | Double plug method for tone inversion patterning | |
US20210242074A1 (en) | Selective deposition of conductive cap for fully-aligned-via (fav) | |
TWI835969B (en) | Double plug method for tone inversion patterning | |
US11227774B2 (en) | Methods and systems for etching silicon cyanide (SiCN) with multi-color selectivity | |
US10937664B2 (en) | Surface modification process | |
US20230049714A1 (en) | Etching methods for integrated circuits | |
CN113257670A (en) | Etching method and plasma processing apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: TOKYO ELECTRON LIMITED, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AIZAWA, HIROKAZU;MAEKAWA, KAORU;REEL/FRAME:048916/0155 Effective date: 20190415 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |