US20200286899A1 - Methods of forming integrated assemblies - Google Patents
Methods of forming integrated assemblies Download PDFInfo
- Publication number
- US20200286899A1 US20200286899A1 US16/294,792 US201916294792A US2020286899A1 US 20200286899 A1 US20200286899 A1 US 20200286899A1 US 201916294792 A US201916294792 A US 201916294792A US 2020286899 A1 US2020286899 A1 US 2020286899A1
- Authority
- US
- United States
- Prior art keywords
- regions
- contact
- digit
- storage
- line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 55
- 238000000429 assembly Methods 0.000 title description 5
- 230000000712 assembly Effects 0.000 title description 5
- 239000000463 material Substances 0.000 claims abstract description 163
- 238000010276 construction Methods 0.000 claims abstract description 15
- 239000004020 conductor Substances 0.000 claims description 34
- 239000000203 mixture Substances 0.000 claims description 30
- 239000004065 semiconductor Substances 0.000 claims description 27
- 229910052751 metal Inorganic materials 0.000 claims description 25
- 239000002184 metal Substances 0.000 claims description 25
- 229910052710 silicon Inorganic materials 0.000 claims description 14
- 239000010703 silicon Substances 0.000 claims description 14
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 10
- 239000000126 substance Substances 0.000 claims description 9
- 239000003990 capacitor Substances 0.000 claims description 7
- 239000000470 constituent Substances 0.000 claims description 7
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 7
- 229910052732 germanium Inorganic materials 0.000 claims description 6
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 6
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 5
- 235000012239 silicon dioxide Nutrition 0.000 claims description 5
- 239000000377 silicon dioxide Substances 0.000 claims description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 5
- 230000008878 coupling Effects 0.000 claims description 4
- 238000010168 coupling process Methods 0.000 claims description 4
- 238000005859 coupling reaction Methods 0.000 claims description 4
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims description 2
- 238000000059 patterning Methods 0.000 claims 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 9
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 8
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 8
- 238000003491 array Methods 0.000 description 7
- 238000012545 processing Methods 0.000 description 7
- 238000004519 manufacturing process Methods 0.000 description 6
- 239000000758 substrate Substances 0.000 description 6
- 229910052721 tungsten Inorganic materials 0.000 description 6
- 239000010937 tungsten Substances 0.000 description 6
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 5
- -1 etc.) Substances 0.000 description 5
- 229910052719 titanium Inorganic materials 0.000 description 5
- 239000010936 titanium Substances 0.000 description 5
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 5
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 4
- 229910017052 cobalt Inorganic materials 0.000 description 4
- 239000010941 cobalt Substances 0.000 description 4
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 4
- 150000002739 metals Chemical class 0.000 description 4
- 229910052759 nickel Inorganic materials 0.000 description 4
- 150000004767 nitrides Chemical class 0.000 description 4
- 229910052697 platinum Inorganic materials 0.000 description 4
- 229910052707 ruthenium Inorganic materials 0.000 description 4
- 229910021332 silicide Inorganic materials 0.000 description 4
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 4
- 239000003989 dielectric material Substances 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000005259 measurement Methods 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 229910005540 GaP Inorganic materials 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 238000012856 packing Methods 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 239000012782 phase change material Substances 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 229910021341 titanium silicide Inorganic materials 0.000 description 1
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 1
- 229910021342 tungsten silicide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/48—Data lines or contacts therefor
- H10B12/485—Bit line contacts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
-
- H01L27/10888—
-
- H01L27/10885—
-
- H01L27/10891—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/05—Making the transistor
- H10B12/053—Making the transistor the transistor being at least partially in a trench in the substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
- H10B12/315—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor with the capacitor higher than a bit line
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/34—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the transistor being at least partially in a trench in the substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/48—Data lines or contacts therefor
- H10B12/488—Word lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
- H10B12/0335—Making a connection between the transistor and the capacitor, e.g. plug
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/48—Data lines or contacts therefor
- H10B12/482—Bit lines
Definitions
- DRAM dynamic random-access memory
- DRAM cells may each comprise a transistor in combination with a capacitor.
- the DRAM cells may be arranged in an array; with wordlines extending along rows of the array, and with digit-lines extending along columns of the array.
- the wordlines may be coupled with the transistors of the memory cells.
- Each memory cell may be uniquely addressed through a combination of one of the wordlines with one of the digit-lines.
- a continuing goal of integrated circuit fabrication is to achieve ever-increasing levels of integration, and a related goal is to pack circuit components into increasingly tighter arrangements. It is becoming difficult to achieve tighter packing of memory configurations with conventional fabrication processes. Accordingly, it would be desirable to develop new fabrication processes.
- FIGS. 1-1C are diagrammatic views of a region of an example integrated assembly at an initial step of an example method for fabricating an example memory array.
- FIG. 1 is a diagrammatic top-down view
- FIG. 1C is a diagrammatic cross-sectional top-down view
- FIGS. 1A and 1B are diagrammatic cross-sectional side views.
- the view of FIG. 1A is along the lines A-A of FIGS. 1, 1B and 1C .
- the view of FIG. 1B is along the lines B-B of FIGS. 1, 1A and 1C .
- the view of FIG. 1C is along the lines C-C of FIGS. 1A and 1B .
- FIGS. 2-2C are diagrammatic views of a region of the example integrated assembly of FIGS. 1-1C shown at an example process step following that of FIGS. 1-1C .
- FIG. 2 is a diagrammatic top-down view
- FIG. 2C is a diagrammatic cross-sectional top-down view
- FIGS. 2A and 2B are diagrammatic cross-sectional side views.
- the view of FIG. 2A is along the lines A-A of FIGS. 2, 2B and 2C .
- the view of FIG. 2B is along the lines B-B of FIGS. 2, 2A and 2C .
- the view of FIG. 2C is along the lines C-C of FIGS. 2A and 2B .
- FIGS. 3-3C are diagrammatic views of a region of the example integrated assembly of FIGS. 1-1C shown at an example process step following that of FIGS. 2-2C .
- FIG. 3 is a diagrammatic top-down view
- FIG. 3C is a diagrammatic cross-sectional top-down view
- FIGS. 3A and 3B are diagrammatic cross-sectional side views.
- the view of FIG. 3A is along the lines A-A of FIGS. 3, 3B and 3C .
- the view of FIG. 3B is along the lines B-B of FIGS. 3, 3A and 3C .
- the view of FIG. 3C is along the lines C-C of FIGS. 3A and 3B .
- FIGS. 4-4B are diagrammatic views of a region of the example integrated assembly of FIGS. 1-1C shown at an example process step following that of FIGS. 3-3C .
- FIG. 4 is a diagrammatic top-down view
- FIGS. 4A and 4B are diagrammatic cross-sectional side views.
- the view of FIG. 4A is along the lines A-A of FIGS. 4 and 4B .
- the view of FIG. 4B is along the lines B-B of FIGS. 4 and 4A .
- FIGS. 5-5B are diagrammatic views of a region of the example integrated assembly of FIGS. 1-1C shown at an example process step following that of FIGS. 4-4B .
- FIG. 5 is a diagrammatic top-down view
- FIGS. 5A and 5B are diagrammatic cross-sectional side views.
- the view of FIG. 5A is along the lines A-A of FIGS. 5 and 5B .
- the view of FIG. 5B is along the lines B-B of FIGS. 5 and 5A .
- FIGS. 6-6B are diagrammatic views of a region of the example integrated assembly of FIGS. 1-1C shown at an example process step following that of FIGS. 5-5B .
- FIG. 6 is a diagrammatic top-down view
- FIGS. 6A and 6B are diagrammatic cross-sectional side views.
- the view of FIG. 6A is along the lines A-A of FIGS. 6 and 6B .
- the view of FIG. 6B is along the lines B-B of FIGS. 6 and 6A .
- FIGS. 7-7B are diagrammatic views of a region of the example integrated assembly of FIGS. 1-1C shown at an example process step following that of FIGS. 6-6B .
- FIG. 7 is a diagrammatic top-down view
- FIGS. 7A and 7B are diagrammatic cross-sectional side views.
- the view of FIG. 7A is along the lines A-A of FIGS. 7 and 7B .
- the view of FIG. 7B is along the lines B-B of FIGS. 7 and 7A .
- FIGS. 8-8B are diagrammatic views of a region of the example integrated assembly of FIGS. 1-1C shown at an example process step following that of FIGS. 7-7B .
- FIG. 8 is a diagrammatic top-down view
- FIGS. 8A and 8B are diagrammatic cross-sectional side views.
- the view of FIG. 8A is along the lines A-A of FIGS. 8 and 8B .
- the view of FIG. 8B is along the lines B-B of FIGS. 8 and 8A .
- FIGS. 9-9B are diagrammatic views of a region of the example integrated assembly of FIGS. 1-1C shown at an example process step following that of FIGS. 8-8B .
- FIG. 9 is a diagrammatic top-down view
- FIGS. 9A and 9B are diagrammatic cross-sectional side views.
- the view of FIG. 9A is along the lines A-A of FIGS. 9 and 9B .
- the view of FIG. 9B is along the lines B-B of FIGS. 9 and 9A .
- FIG. 10 is an enlarged view of a region indicated as “D” in FIG. 9 .
- FIGS. 11-11B are diagrammatic views of a region of the example integrated assembly of FIGS. 1-1C shown at an example process step following that of FIGS. 9-9B .
- FIG. 11 is a diagrammatic top-down view
- FIGS. 11A and 11B are diagrammatic cross-sectional side views.
- the view of FIG. 11A is along the lines A-A of FIGS. 11 and 11B .
- the view of FIG. 11B is along the lines B-B of FIGS. 11 and 11A .
- FIG. 12 is an enlarged view of a region indicated as “D” in FIG. 11 .
- FIG. 13 is a diagrammatic schematic view of a region of an example memory array.
- FIG. 14 is a diagrammatic cross-sectional side view of a region of an example assembly comprising stacked tiers.
- FIG. 15 is a diagrammatic top-down view of a region of the example integrated assembly of FIGS. 1-1C shown at an example process step alternative to that of FIGS. 9-9B .
- FIGS. 16 and 17 are diagrammatic cross-sectional views along the same cross-section as FIG. 4A , and illustrate alternative configurations which may be formed at the process stage of FIG. 4A .
- Conductive blocks may be configured to extend across sets of contact regions; with each set being associated with a single conductive block, and comprising a digit-line-contact-region between a pair of storage-element-contact-regions (e.g., capacitor-contact-regions). Central regions of the conductive blocks are removed and replaced with insulative material. The insulative material is over the digit-line-contact-regions. Spaced-apart end regions of the conductive blocks remain after the central regions of the conductive blocks are removed. Storage-elements (e.g., capacitors) are coupled to the end regions of the conductive blocks. Interconnects are formed to extend through the insulative material to the digit-line-contact-regions, and digit-lines are formed to be coupled with the interconnects. Example embodiments are described with reference to FIGS. 1-17 .
- the assembly 10 includes a plurality of active regions 12 (also referred to herein as active-region-pillars) extending upwardly from a semiconductor base 14 .
- Some of the active regions 12 are labeled as 12 a - g so that they may be distinguished relative to one another, and relative to others of the active regions. All of the active regions 12 may be substantially identical to one another; with the term “substantially identical” meaning identical to within reasonable tolerances of fabrication and measurement.
- the active regions 12 are illustrated with dashed lines (phantom view) in FIG. 1 in order to indicate that they are under other materials.
- the active regions 12 and semiconductor base 14 comprise semiconductor material 16 .
- semiconductor material 16 may comprise any suitable composition(s); and in some embodiments may comprise, consist essentially of, or consist of one or more of silicon, germanium, III/V semiconductor material (e.g., gallium phosphide), semiconductor oxide, etc.; with the term III/V semiconductor material referring to semiconductor materials comprising elements selected from groups III and V of the periodic table (with groups III and V being old nomenclature, and now being referred to as groups 13 and 15).
- the semiconductor material 16 may comprise, consist essentially of, or consist of appropriately-doped silicon.
- the silicon may be in any suitable form, and in some embodiments may be monocrystalline silicon.
- the semiconductor material 16 of the active regions may be referred to as active-region-material.
- the base 14 may be referred to as a semiconductor substrate.
- semiconductor substrate means any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials), and semiconductive material layers (either alone or in assemblies comprising other materials).
- substrate refers to any supporting structure, including, but not limited to, the semiconductor substrates described above.
- the active regions 12 are spaced from one another by intervening regions comprising insulative-support-material 18 .
- the insulative-support-material 18 may comprise any suitable composition or combination of compositions; and in some embodiments may comprise, consist essentially of, or consist of silicon dioxide.
- a planarized upper surface 19 extends across the active regions 12 and the insulative-support-material 18 .
- the surface 19 may be formed with any suitable processing, including, for example, chemical-mechanical-processing (CMP).
- CMP chemical-mechanical-processing
- the expanse 20 is formed over the planarized surface 19 .
- the expanse 20 comprises a material 22 .
- the material 22 may comprise any suitable composition(s); and in some embodiments may comprise one or both of SiON and SiCN, where the chemical formulas indicate primary constituents rather than specific stoichiometries.
- expanse 20 is shown to have a uniform composition throughout, it is to be understood that the expanse 20 may comprise two or more discrete compositions in some embodiments.
- trenches 24 are formed to extend through the expanse 20 , and into the materials 16 and 18 .
- the trenches 24 may be formed with any suitable processing. For instance, a photoresist mask (not shown) may be utilized to define locations of the trenches 24 , then the trenches may be patterned utilizing one or more suitable etches, and finally the mask may be removed to leave the construction of FIGS. 2-2C .
- the trenches extend into the active-region-pillars and subdivide upper portions of each of the pillars into three contact regions.
- the three contact regions associated with each pillar include two storage-element-contact-regions 34 , and include a digit-line-contact-region 32 between the storage-element-contact-regions 34 .
- gate dielectric material 36 is provided within bottom regions of the trenches 24 , and conductive wordline material 38 is formed over the gate dielectric material 36 .
- the conductive wordline material 38 is configured as wordlines (i.e., access lines) 40 extending along the trenches 24 .
- the gate dielectric material 36 may comprise any suitable composition(s); and in some embodiments may comprise, consist essentially of, or consist of silicon dioxide.
- the wordline material 38 may comprise any suitable electrically conductive composition(s); such as, for example, one or more of various metals (e.g., titanium, tungsten, cobalt, nickel, platinum, ruthenium, etc.), metal-containing compositions (e.g., metal silicide, metal nitride, metal carbide, etc.), and/or conductively-doped semiconductor materials (e.g., conductively-doped silicon, conductively-doped germanium, etc.).
- various metals e.g., titanium, tungsten, cobalt, nickel, platinum, ruthenium, etc.
- metal-containing compositions e.g., metal silicide, metal nitride, metal carbide, etc.
- conductively-doped semiconductor materials e.g., conductively-doped silicon, conductively-doped germanium, etc.
- the wordlines 40 extend along a first direction (represented by an x-axis).
- the first direction may correspond to a row direction of a memory array.
- the wordlines 40 are adjacent to the active-region-pillars 12 , and comprise transistor gates along the active regions 12 .
- the transistor gates gatedly couple the storage-element-contact-regions 34 with the digit-line-contact-regions 32 .
- the trenches 24 are utilized to form the wordlines 40 , and in some embodiments the formation of the wordlines 40 may be considered to comprise cutting into the upper portions of the active-region-pillars and thereby subdividing such upper portions into the contact regions 32 and 34 .
- Insulative material 42 is formed within the trenches 24 and over the wordlines 40 .
- the insulative material 42 within the trenches becomes patterned into rails 44 , with such rails extending upwardly from the wordlines 40 and being in one-to-one correspondence with the wordlines 40 .
- the rails 44 extend along the x-axis direction.
- the insulative material 42 may comprise any suitable composition(s); and in some embodiments may comprise, consist essentially of, or consist of silicon nitride.
- the material 22 ( FIGS. 3-3C ) is removed to leave intervening gaps 46 between the rails 44 .
- the rails 44 may be considered to be spaced from one another by the intervening gaps 46 at the processing stage of FIGS. 4-4B .
- the upper surface 19 is exposed along bottoms of the intervening gaps 46 ; with such upper surface including the upper surfaces 13 of the active regions 12 , and the upper surface 17 of the insulative-support-material 18 .
- the upper surfaces 13 of the active regions 12 include upper surfaces of the storage-element-contact-regions 34 , and upper surfaces of the digit-line-contact-regions 32 .
- the exposed upper surface 19 remains planar along the bottoms of the intervening gaps 46 .
- one of the materials 18 and 16 may be etched more rapidly than the other so that one of the surfaces 13 and 17 is above the other. Examples of such other embodiments are described below with reference to FIGS. 16 and 17 .
- the view along the cross-section C-C (e.g., the view of FIG. 3C ) is not shown relative to the processing stage of FIG. 4 , as such view has not changed.
- conductive material 48 is formed within the intervening gaps 46 ( FIGS. 4-4B ).
- the conductive material is electrically coupled with the storage-element-contact-regions 34 and the digit-line-contact-regions 32 ; and in the shown embodiment is directly against the upper surfaces 13 of the regions 34 and 32 .
- the conductive material 48 may be considered to form rails 50 between the rails 44 of the insulative material 42 .
- the rails 50 extend along the same direction as the rails 44 , and in some embodiments may be considered to extend along a first direction corresponding to the illustrated x-axis direction.
- the rails 44 may be referred to as first rails, and the rails 50 may be referred to as second rails.
- the first and second rails alternate with one another along a second direction (a y-axis direction) which is orthogonal to the first direction.
- the conductive material 48 may comprise any suitable electrically conductive composition(s); such as, for example, one or more of various metals (e.g., titanium, tungsten, cobalt, nickel, platinum, ruthenium, etc.), metal-containing compositions (e.g., metal silicide, metal nitride, metal carbide, etc.), and/or conductively-doped semiconductor materials (e.g., conductively-doped silicon, conductively-doped germanium, etc.).
- various metals e.g., titanium, tungsten, cobalt, nickel, platinum, ruthenium, etc.
- metal-containing compositions e.g., metal silicide, metal nitride, metal carbide, etc.
- conductively-doped semiconductor materials e.g., conductively-doped silicon, conductively-doped germanium, etc.
- the conductive material 48 may comprise conductively-doped semiconductor material; such as, for example, n-type silicon (e.g., silicon doped to a concentration of at least about 1 ⁇ 10 20 atoms/cm 3 with one or more n-type dopants).
- the conductive material 48 may comprise metal-containing material; such as, for example, one or more of tungsten, titanium, tungsten nitride, titanium nitride, tungsten silicide, titanium silicide, etc.
- the conductive material 48 may comprise a single homogeneous composition, as shown, or may comprise multiple discrete compositions. In some embodiments, the conductive material 48 may comprise two or more conductive compositions which are stacked one atop another.
- sacrificial material 52 is formed over the rails 44 and 50 (i.e., over the materials 42 and 48 ), and is patterned into lines 54 which extend along a third direction (an illustrated Q-axis direction) which crosses the first and second directions (the illustrated x-axis and y-axis directions).
- the lines 54 are spaced from one another by trenches 56 , with bottoms of the trenches 56 comprising upper surfaces of the first and second rails 44 and 50 .
- the sacrificial material 52 may be patterned into the lines 54 with any suitable processing.
- a layer of material 52 may be formed across upper surfaces of the rails 44 and 50 , then such layer may be patterned utilizing a photolithographically-patterned mask (not shown) and one or more suitable etches, and subsequently the mask may be removed to leave the configuration of FIGS. 6-6B .
- the sacrificial material 52 may comprise any suitable composition(s); and in some embodiments may comprise one or more of AlO, SiON and SiCN, where the chemical formulas indicate primary constituents rather than specific stoichiometries.
- the trenches 56 are lined with sacrificial material 58 to narrow the trenches 56 .
- the sacrificial material 58 may be formed to line the trenches 56 utilizing any suitable processing. For instance, in some embodiments a film of the sacrificial material 58 may be formed to extend over the sacrificial material 52 and within the trenches 56 , and then such film may be anisotropically etched to leave the liners of material 58 within the trenches 56 .
- the sacrificial material 58 may comprise any suitable composition(s); and in some embodiments may comprise one or more of AlO, SiON and SiCN, where the chemical formulas indicate primary constituents rather than specific stoichiometries.
- the sacrificial materials 52 and 58 may be referred to as first and second sacrificial materials, respectively.
- first and second sacrificial materials may comprise different compositions relative to one another.
- the first sacrificial material 52 may comprise aluminum oxide
- the second sacrificial material may comprise one or both of SiON and SiCN, where the chemical formulas indicate primary constituents rather than specific stoichiometries.
- the narrowed trenches 56 are extended through the first and second rails 44 and 50 .
- the extended trenches 56 pattern the second rails 50 into conductive blocks 60 .
- the narrowed trenches 56 ( FIGS. 8-8B ) are filled with insulative material 42 , and subsequently the sacrificial materials 52 and 58 ( FIGS. 8-8B ) are removed.
- the insulative material provided within the narrowed trenches 56 may be referred to as a second insulative material to distinguish it from the first insulative material 42 of the rails 44 .
- Such second insulative material may be a same composition as the first insulative material (as shown), or may be a different composition relative to the first insulative material.
- the first insulative material of the rails 44 and the second insulative material formed within the narrowed trenches 56 may both comprise, consist essentially of, or consist of silicon nitride.
- the insulative material 42 may be considered to fill gaps between the patterned blocks 60 .
- Each of the conductive blocks 60 is laterally surrounded by the insulative material 42 .
- a region “D” of FIG. 9 is enlarged and illustrated in FIG. 10 in order to illustrate a configuration of a representative one of the conductive blocks 60 , and to show the relationship of such block relative to underlying contact regions 32 and 34 .
- the block 60 is over a set of three of the contact regions 32 and 34 ; with such set including a pair of the storage-element-contact-regions 34 , and one of the digit-line-contact-regions 32 between the storage-element-contact-regions.
- the block 60 may be considered to comprise a first end region 62 which overlaps one of the storage-element-contact-regions 34 ; a second end region 64 which overlaps the other of the storage-note-contact-regions 34 ; and a central region 66 between the first and second end regions 62 and 64 , and overlapping the digit-line-contact-region 32 .
- the illustrated conductive block 60 of FIG. 10 is substantially identical to all of the other blocks 60 of FIGS. 9-9B (with the term “substantially identical” meaning identical to within reasonable tolerances of fabrication and measurement). Accordingly, each of the conductive blocks 60 of FIGS.
- each of the contact regions of a set overlapped by a conductive block 60 is part of a different active-region-pillar.
- FIG. 10 shows that the illustrated contact regions 32 and 34 are part of active-region-pillars 12 a, 12 b and 12 g.
- the insulative material 68 may comprise any suitable composition(s); and in some embodiments may comprise, consist essentially of, or consist of silicon dioxide.
- the insulative material 68 may be referred to as a third insulative material to distinguish it from the first insulative material 42 and the second insulative material provided within the narrowed trenches 56 (with the narrowed trenches being shown in FIGS. 8-8B , and with the insulative material formed within the narrowed trenches being shown in FIGS. 9-9B ). If the first insulative material 42 and the material provided within the narrowed trenches 56 are the same as one another, then the insulative material 68 may be referred to as a second insulative material to distinguish it from the first insulative material 42 .
- Digit-line-interconnects 70 are formed to extend through the insulative material 68 and to be coupled with the digit-line-contact-regions 32 .
- the interconnects 70 comprise conductive material 72 .
- the conductive material 72 may comprise any suitable electrically conductive composition(s); such as, for example, one or more of various metals (e.g., titanium, tungsten, cobalt, nickel, platinum, ruthenium, etc.), metal-containing compositions (e.g., metal silicide, metal nitride, metal carbide, etc.), and/or conductively-doped semiconductor materials (e.g., conductively-doped silicon, conductively-doped germanium, etc.).
- the conductive material 72 directly contacts the upper surfaces 13 of the digit-line-contact-regions 32 .
- the illustrated digit-line-interconnects 70 are shown to be square-shaped relative to the top view of FIG. 11 . It is to be understood, however, that the digit-line-interconnects may have any suitable shapes; and in some embodiments may be rectangular, circular, elliptical, etc. relative to the top view of FIG. 11 .
- Digit-lines (DL 1 -DL 4 ) are coupled with the digit-line-contact-regions through the digit-line-interconnects 70 .
- the digit-lines are diagrammatically illustrated in FIGS. 11 and 11A with schematic indications utilizing boxes to represent the digit-lines in order to simplify the drawings.
- FIG. 11B diagrammatically illustrates the digit-line DL 1 as comprising a conductive digit-line-material 76 configured as a line extending across the interconnects 70 , and being coupled with the interconnects 70 .
- the conductive material 76 may comprise any suitable electrically conductive composition(s); such as, for example, one or more of various metals (e.g., titanium, tungsten, cobalt, nickel, platinum, ruthenium, etc.), metal-containing compositions (e.g., metal silicide, metal nitride, metal carbide, etc.), and/or conductively-doped semiconductor materials (e.g., conductively-doped silicon, conductively-doped germanium, etc.).
- various metals e.g., titanium, tungsten, cobalt, nickel, platinum, ruthenium, etc.
- metal-containing compositions e.g., metal silicide, metal nitride, metal carbide, etc.
- conductively-doped semiconductor materials e.g., conductively-doped silicon, conductively-doped germanium, etc.
- Insulative material 74 is shown in FIG. 11B as being provided under the conductive digit-line-material 76 .
- the insulative material 74 may comprise any suitable composition(s); and in some embodiments may comprise silicon dioxide.
- the digit-lines DL 1 -DL 4 would generally extend along the y-axis direction, and accordingly would extend orthogonally relative to the x-axis direction of the wordlines 40 .
- FIG. 12 shows an enlarged view of the region “D” of FIG. 11 , and shows that the formation of the insulative material 68 within the illustrated central region 66 has patterned remaining portions 62 and 64 of the conductive material 48 into a first conductive portion 78 over the first storage-element-contact-region associated with pillar 12 a, and a second conductive portion 80 over the second storage-element-contact-region associated with pillar 12 g.
- the first and second conductive portions 78 and 80 are spaced from one another by the insulative material 68 .
- Storage-elements 82 are electrically coupled to the storage-element-contact-regions 34 through the conductive portions 78 and 80 (i.e., through the end regions 62 and 64 ).
- the storage-elements 82 correspond to capacitors, and are coupled with reference voltages 84 .
- Such reference voltages may be any suitable voltages, including, for example, ground, Vcc/2, etc.
- other storage-elements may be utilized instead of the capacitors 82 .
- Any suitable device having two or more detectable states may be utilized as a storage-element; including, for example, devices comprising phase change material, conductive-bridging material, etc.
- FIG. 11B indicates that the wordlines 40 may correspond to wordlines WL 1 -WL 4 .
- the configuration 10 of FIGS. 11-11B may be considered to comprise example memory cells of a memory array 86 .
- the memory array 86 may have any suitable configuration, and in some embodiments may be a DRAM array.
- An example DRAM array 86 is schematically illustrated in FIG. 13 .
- the DRAM array 86 includes the digit-lines DL 1 -DL 4 , and includes the wordlines WL 1 -WL 4 .
- Memory cells 88 comprise transistors coupled with the capacitors 82 . Each of the memory cells 88 is uniquely addressed through the combination of a wordline and a digit-line.
- a problem encountered during conventional DRAM fabrication can be that it is difficult to couple storage-elements (e.g., capacitors) with storage-element-contact-regions.
- storage-elements e.g., capacitors
- the problem is exacerbated with increasing levels of integration.
- the conductive portions 78 and 80 shown in 12 may simplify the coupling of the storage-elements with the storage-element-contact-regions, and may enable DRAM architectures to be scaled to ever-higher levels of integration.
- the memory array 86 may be within a memory tier (i.e., memory deck) which is within a vertically-stacked arrangement of tiers (or decks).
- FIG. 14 shows a portion of an integrated assembly 10 a comprising a vertically-stacked arrangement of tiers 1 - 4 .
- the vertically-stacked arrangement may extend upwardly to include additional tiers.
- the tiers 1 - 4 may be considered to be examples of levels that are stacked one atop the other. The levels may be within different semiconductor dies, or at least two of the levels may be within the same semiconductor die.
- Individual tiers may include control circuitry and/or sensing circuitry (e.g., may include wordline drivers, sense amplifiers, etc.); and/or may include memory arrays, such as, for example, the memory array 86 .
- the memory arrays within the various tiers may be the same as one another (e.g., may all be DRAM arrays), or may be different relative to one another (e.g., some may be DRAM arrays, while others are NAND arrays).
- FIGS. 9-9B shows the insulative material 46 provided within the narrowed gaps 56 ( FIGS. 8-8B ) as being configured to not overlap any portions of the storage-element-contact-regions 34 .
- the insulative material 46 may partially overlap the storage-element-contact-regions 34 , with an example of such other embodiments being shown in FIG. 15 .
- FIG. 4A showed the upper surfaces 13 of the contact regions 32 and 34 being substantially planar with the upper surface 17 of the insulative-support-material 18 .
- the upper surface 17 of the insulative-support-material may be recessed relative to the upper surfaces 13 of the contact regions 32 / 34 (i.e., relative to the upper surfaces 13 of the active regions 12 ) as shown in FIG. 16 , or the upper surfaces 13 of the contact regions 32 / 34 may be recessed relative to the upper surface 17 of the insulative-support-material 18 as shown in FIG. 17 .
- the assemblies and structures discussed above may be utilized within integrated circuits (with the term “integrated circuit” meaning an electronic circuit supported by a semiconductor substrate); and may be incorporated into electronic systems.
- Such electronic systems may be used in, for example, memory modules, device drivers, power modules, communication modems, processor modules, and application-specific modules, and may include multilayer, multichip modules.
- the electronic systems may be any of a broad range of systems, such as, for example, cameras, wireless devices, displays, chip sets, set top boxes, games, lighting, vehicles, clocks, televisions, cell phones, personal computers, automobiles, industrial control systems, aircraft, etc.
- the various materials, substances, compositions, etc. described herein may be formed with any suitable methodologies, either now known or yet to be developed, including, for example, atomic layer deposition (ALD), chemical vapor deposition (CVD), physical vapor deposition (PVD), etc.
- ALD atomic layer deposition
- CVD chemical vapor deposition
- PVD physical vapor deposition
- dielectric and “insulative” may be utilized to describe materials having insulative electrical properties. The terms are considered synonymous in this disclosure.
- the utilization of the term “dielectric” in some instances, and the term “insulative” (or “electrically insulative”) in other instances, may be to provide language variation within this disclosure to simplify antecedent basis within the claims that follow, and is not utilized to indicate any significant chemical or electrical differences.
- Structures may be referred to as “extending vertically” to indicate that the structures generally extend upwardly from an underlying base (e.g., substrate).
- the vertically-extending structures may extend substantially orthogonally relative to an upper surface of the base, or not.
- Some embodiments include a method of forming an integrated assembly.
- a construction is provided to have active-region-pillars.
- Each of the active-region-pillars has an upper portion subdivided amongst three contact regions; with the three contact regions being two storage-element-contact-regions and a digit-line-contact-region.
- Conductive blocks are formed over the construction.
- Each of the conductive blocks is over a set of three of the contact regions.
- Each set includes a pair of the storage-element-contact-regions and one of the digit-line-contact-regions between said pair of the storage-element-contact-regions.
- the three of the contact regions of each set are associated with a different active-region-pillars relative to one another.
- Each of the conductive blocks is entirely laterally surrounded by first insulative material. Central regions of the conductive blocks are removed to split each of the conductive blocks into a first conductive portion over one of the storage-element-contact-regions and a second conductive portion over another of the storage-element-contact-regions. Second insulative material is formed between the first and second conductive portions. Digit-line-interconnects are formed which extend through the second insulative material to couple with the digit-line-contact-regions. Digit-lines are formed which are coupled with the digit-line-interconnects. Storage-elements are formed which are coupled with storage-element-contact-regions through the first and second conductive portions.
- Some embodiments include a method of forming an integrated assembly.
- a construction is provided to have active-region-pillars. Each of the active-region-pillars has an upper portion subdivided amongst three contact regions. Said three contact regions are two storage-element-contact-regions and a digit-line-contact-region.
- First rails are formed over the construction and extend along a first direction. The first rails are spaced from one another by intervening gaps. The first rails comprise first insulative material. Conductive material is formed within the intervening gaps and is coupled with the storage-element-contact-regions and the digit-line-contact-regions. The conductive material forms second rails which alternate with the first rails along a second direction which is orthogonal to the first direction.
- the second rails are patterned into spaced-apart conductive blocks.
- Each of the conductive blocks is over a set of three of the contact regions. Each set includes a pair of the storage-element-contact-regions and one of the digit-line-contact-regions between said pair of the storage-element-contact-regions.
- Each of the conductive blocks has a first end region, a second end region, and a central region between the first and second end regions.
- Second insulative material is formed in spaces between the spaced-apart conductive blocks. Central regions of the conductive blocks are replaced with third insulative material. Digit-line-interconnects are formed to extend through the third insulative material, and to couple with the digit-line-contact-regions. Digit-lines are formed to extend along the second direction, and are coupled with the digit-line-interconnects.
- Storage-elements are coupled with the first and second end regions of each of the conductive blocks.
- Some embodiments include a method of forming an integrated assembly.
- a construction is provided to have active-region-pillars extending upwardly from a base.
- Wordlines are formed to cut through the active-region-pillars, and to subdivide upper portions of each of the active-region-pillars into three contact regions.
- the three contact regions include two storage-element-contact-regions and a digit-line-contact-region.
- the wordlines extend along a first direction.
- First rails are formed over the wordlines, and extend upwardly from the wordlines.
- the first rails are in one-to-one correspondence with the wordlines, and extend along the first direction.
- the first rails are spaced from one another by intervening gaps.
- the first rails comprise first insulative material. Conductive material is formed within the intervening gaps, and is directly against the upper surfaces of the storage-element-contact-regions and the digit-line-contact-regions. The conductive material forms second rails which alternate with the first rails along a second direction which is orthogonal to the first direction. Third rails are formed to extend along a third direction which crosses the first and second directions. The third rails pattern the second rails into conductive blocks. The third rails comprise second insulative material. Each of the conductive blocks is over a set of three of the contact regions.
- Each set includes a pair of the storage-element-contact-regions and one of the digit-line-contact-regions between said pair of the storage-element-contact-regions.
- Each of the conductive blocks has a first end region, a second end region, and a central region between the first and second end regions. The central regions of the conductive blocks are replaced with third insulative material. Digit-line-interconnects are formed to extend through the third insulative material to couple with the digit-line-contact-regions. Digit-lines are formed to extend along the second direction, and are coupled with the digit-line-interconnects. Storage-elements are coupled with the first and second end regions of each of the conductive blocks.
- Some embodiments include a method of forming an integrated assembly.
- a construction is provided to have active-region-pillars extending upwardly from a base.
- Wordlines are formed to cut through the active -region-pillars, and to subdivide upper portions of each of the active-region-pillars into three contact regions.
- the three contact regions include two storage-element-contact-regions and a digit-line-contact-region.
- the wordlines extend along a first direction.
- First rails are formed over the wordlines, and extend upwardly from the wordlines.
- the first rails are in one-to-one correspondence with the wordlines and extend along the first direction.
- the first rails are spaced from one another by intervening gaps.
- the first rails comprise first insulative material.
- Conductive material is formed within the intervening gaps and is coupled with the storage-element-contact-regions and the digit-line-contact-regions.
- the conductive material forms second rails which alternate with the first rails along a second direction which is orthogonal to the first direction.
- Patterned lines of first sacrificial material are formed over the first and second rails. The patterned lines extend along a third direction which crosses the first and second directions.
- the patterned lines of first sacrificial material are spaced from one another by trenches. Bottoms of the trenches comprise upper surfaces of the first and second rails.
- the trenches are lined with second sacrificial material to narrow the trenches. The narrowed trenches are extended through the first and second rails.
- the extended narrowed trenches pattern the second rails into conductive blocks.
- Each of the conductive blocks is over a set of three of the contact regions. Each set includes a pair of the storage-element-contact-regions and one of the digit-line-contact-regions between said pair of the storage-element-contact-regions.
- Each of the conductive blocks has a first end region, a second end region, and a central region between the first and second end regions.
- the extended narrowed trenches are filled with second insulative material to form third rails within the extending narrowed trenches.
- the first and second sacrificial materials are removed.
- the central regions of the conductive blocks are replaced with third insulative material.
- Digit-line-interconnects are formed to extend through the third insulative material to couple with the digit-line-contact-regions. Digit-lines are formed to extend along the second direction and are coupled with the digit-line-interconnects. Storage-elements are coupled with the first and second end regions of each of the conductive blocks.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
- Methods of forming integrated assemblies.
- Memory is one type of integrated circuitry, and is used in computer systems for storing data. An example memory is DRAM (dynamic random-access memory). DRAM cells may each comprise a transistor in combination with a capacitor. The DRAM cells may be arranged in an array; with wordlines extending along rows of the array, and with digit-lines extending along columns of the array. The wordlines may be coupled with the transistors of the memory cells. Each memory cell may be uniquely addressed through a combination of one of the wordlines with one of the digit-lines.
- A continuing goal of integrated circuit fabrication is to achieve ever-increasing levels of integration, and a related goal is to pack circuit components into increasingly tighter arrangements. It is becoming difficult to achieve tighter packing of memory configurations with conventional fabrication processes. Accordingly, it would be desirable to develop new fabrication processes.
-
FIGS. 1-1C are diagrammatic views of a region of an example integrated assembly at an initial step of an example method for fabricating an example memory array.FIG. 1 is a diagrammatic top-down view;FIG. 1C is a diagrammatic cross-sectional top-down view; andFIGS. 1A and 1B are diagrammatic cross-sectional side views. The view ofFIG. 1A is along the lines A-A ofFIGS. 1, 1B and 1C . The view ofFIG. 1B is along the lines B-B ofFIGS. 1, 1A and 1C . The view ofFIG. 1C is along the lines C-C ofFIGS. 1A and 1B . -
FIGS. 2-2C are diagrammatic views of a region of the example integrated assembly ofFIGS. 1-1C shown at an example process step following that ofFIGS. 1-1C .FIG. 2 is a diagrammatic top-down view;FIG. 2C is a diagrammatic cross-sectional top-down view; andFIGS. 2A and 2B are diagrammatic cross-sectional side views. The view ofFIG. 2A is along the lines A-A ofFIGS. 2, 2B and 2C . The view ofFIG. 2B is along the lines B-B ofFIGS. 2, 2A and 2C . The view ofFIG. 2C is along the lines C-C ofFIGS. 2A and 2B . -
FIGS. 3-3C are diagrammatic views of a region of the example integrated assembly ofFIGS. 1-1C shown at an example process step following that ofFIGS. 2-2C .FIG. 3 is a diagrammatic top-down view;FIG. 3C is a diagrammatic cross-sectional top-down view; andFIGS. 3A and 3B are diagrammatic cross-sectional side views. The view ofFIG. 3A is along the lines A-A ofFIGS. 3, 3B and 3C . The view ofFIG. 3B is along the lines B-B ofFIGS. 3, 3A and 3C . The view ofFIG. 3C is along the lines C-C ofFIGS. 3A and 3B . -
FIGS. 4-4B are diagrammatic views of a region of the example integrated assembly ofFIGS. 1-1C shown at an example process step following that ofFIGS. 3-3C .FIG. 4 is a diagrammatic top-down view, andFIGS. 4A and 4B are diagrammatic cross-sectional side views. The view ofFIG. 4A is along the lines A-A ofFIGS. 4 and 4B . The view ofFIG. 4B is along the lines B-B ofFIGS. 4 and 4A . -
FIGS. 5-5B are diagrammatic views of a region of the example integrated assembly ofFIGS. 1-1C shown at an example process step following that ofFIGS. 4-4B .FIG. 5 is a diagrammatic top-down view, andFIGS. 5A and 5B are diagrammatic cross-sectional side views. The view ofFIG. 5A is along the lines A-A ofFIGS. 5 and 5B . The view ofFIG. 5B is along the lines B-B ofFIGS. 5 and 5A . -
FIGS. 6-6B are diagrammatic views of a region of the example integrated assembly ofFIGS. 1-1C shown at an example process step following that ofFIGS. 5-5B .FIG. 6 is a diagrammatic top-down view, andFIGS. 6A and 6B are diagrammatic cross-sectional side views. The view ofFIG. 6A is along the lines A-A ofFIGS. 6 and 6B . The view ofFIG. 6B is along the lines B-B ofFIGS. 6 and 6A . -
FIGS. 7-7B are diagrammatic views of a region of the example integrated assembly ofFIGS. 1-1C shown at an example process step following that ofFIGS. 6-6B .FIG. 7 is a diagrammatic top-down view, andFIGS. 7A and 7B are diagrammatic cross-sectional side views. The view ofFIG. 7A is along the lines A-A ofFIGS. 7 and 7B . The view ofFIG. 7B is along the lines B-B ofFIGS. 7 and 7A . -
FIGS. 8-8B are diagrammatic views of a region of the example integrated assembly ofFIGS. 1-1C shown at an example process step following that ofFIGS. 7-7B .FIG. 8 is a diagrammatic top-down view, andFIGS. 8A and 8B are diagrammatic cross-sectional side views. The view ofFIG. 8A is along the lines A-A ofFIGS. 8 and 8B . The view ofFIG. 8B is along the lines B-B ofFIGS. 8 and 8A . -
FIGS. 9-9B are diagrammatic views of a region of the example integrated assembly ofFIGS. 1-1C shown at an example process step following that ofFIGS. 8-8B .FIG. 9 is a diagrammatic top-down view, andFIGS. 9A and 9B are diagrammatic cross-sectional side views. The view ofFIG. 9A is along the lines A-A ofFIGS. 9 and 9B . The view ofFIG. 9B is along the lines B-B ofFIGS. 9 and 9A . -
FIG. 10 is an enlarged view of a region indicated as “D” inFIG. 9 . -
FIGS. 11-11B are diagrammatic views of a region of the example integrated assembly ofFIGS. 1-1C shown at an example process step following that ofFIGS. 9-9B .FIG. 11 is a diagrammatic top-down view, andFIGS. 11A and 11B are diagrammatic cross-sectional side views. The view ofFIG. 11A is along the lines A-A ofFIGS. 11 and 11B . The view ofFIG. 11B is along the lines B-B ofFIGS. 11 and 11A . -
FIG. 12 is an enlarged view of a region indicated as “D” inFIG. 11 . -
FIG. 13 is a diagrammatic schematic view of a region of an example memory array. -
FIG. 14 is a diagrammatic cross-sectional side view of a region of an example assembly comprising stacked tiers. -
FIG. 15 is a diagrammatic top-down view of a region of the example integrated assembly ofFIGS. 1-1C shown at an example process step alternative to that ofFIGS. 9-9B . -
FIGS. 16 and 17 are diagrammatic cross-sectional views along the same cross-section asFIG. 4A , and illustrate alternative configurations which may be formed at the process stage ofFIG. 4A . - Some embodiments include methods for fabricating memory arrays (e.g., DRAM arrays). Conductive blocks may be configured to extend across sets of contact regions; with each set being associated with a single conductive block, and comprising a digit-line-contact-region between a pair of storage-element-contact-regions (e.g., capacitor-contact-regions). Central regions of the conductive blocks are removed and replaced with insulative material. The insulative material is over the digit-line-contact-regions. Spaced-apart end regions of the conductive blocks remain after the central regions of the conductive blocks are removed. Storage-elements (e.g., capacitors) are coupled to the end regions of the conductive blocks. Interconnects are formed to extend through the insulative material to the digit-line-contact-regions, and digit-lines are formed to be coupled with the interconnects. Example embodiments are described with reference to
FIGS. 1-17 . - Referring to
FIGS. 1-1C , a portion of an example integratedassembly 10 is illustrated. Such assembly may be formed with any suitable methodology. Theassembly 10 includes a plurality of active regions 12 (also referred to herein as active-region-pillars) extending upwardly from asemiconductor base 14. Some of theactive regions 12 are labeled as 12 a-g so that they may be distinguished relative to one another, and relative to others of the active regions. All of theactive regions 12 may be substantially identical to one another; with the term “substantially identical” meaning identical to within reasonable tolerances of fabrication and measurement. Theactive regions 12 are illustrated with dashed lines (phantom view) inFIG. 1 in order to indicate that they are under other materials. - The
active regions 12 andsemiconductor base 14 comprisesemiconductor material 16. Such semiconductor material may comprise any suitable composition(s); and in some embodiments may comprise, consist essentially of, or consist of one or more of silicon, germanium, III/V semiconductor material (e.g., gallium phosphide), semiconductor oxide, etc.; with the term III/V semiconductor material referring to semiconductor materials comprising elements selected from groups III and V of the periodic table (with groups III and V being old nomenclature, and now being referred to asgroups 13 and 15). In some embodiments, thesemiconductor material 16 may comprise, consist essentially of, or consist of appropriately-doped silicon. The silicon may be in any suitable form, and in some embodiments may be monocrystalline silicon. Thesemiconductor material 16 of the active regions may be referred to as active-region-material. - The base 14 may be referred to as a semiconductor substrate. The term “semiconductor substrate” means any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductor substrates described above.
- The
active regions 12 are spaced from one another by intervening regions comprising insulative-support-material 18. The insulative-support-material 18 may comprise any suitable composition or combination of compositions; and in some embodiments may comprise, consist essentially of, or consist of silicon dioxide. A planarizedupper surface 19 extends across theactive regions 12 and the insulative-support-material 18. Thesurface 19 may be formed with any suitable processing, including, for example, chemical-mechanical-processing (CMP). Thesurface 19 extends acrossupper surfaces 13 of theactive regions 12, and across anupper surface 17 of the insulative-support-material 18. - An
expanse 20 is formed over theplanarized surface 19. Theexpanse 20 comprises amaterial 22. Thematerial 22 may comprise any suitable composition(s); and in some embodiments may comprise one or both of SiON and SiCN, where the chemical formulas indicate primary constituents rather than specific stoichiometries. - Although the
expanse 20 is shown to have a uniform composition throughout, it is to be understood that theexpanse 20 may comprise two or more discrete compositions in some embodiments. - Referring to
FIGS. 2-2C ,trenches 24 are formed to extend through theexpanse 20, and into thematerials trenches 24 may be formed with any suitable processing. For instance, a photoresist mask (not shown) may be utilized to define locations of thetrenches 24, then the trenches may be patterned utilizing one or more suitable etches, and finally the mask may be removed to leave the construction ofFIGS. 2-2C . - The trenches extend into the active-region-pillars and subdivide upper portions of each of the pillars into three contact regions. The three contact regions associated with each pillar include two storage-element-contact-
regions 34, and include a digit-line-contact-region 32 between the storage-element-contact-regions 34. - Referring to
FIGS. 3-3C ,gate dielectric material 36 is provided within bottom regions of thetrenches 24, and conductivewordline material 38 is formed over thegate dielectric material 36. Theconductive wordline material 38 is configured as wordlines (i.e., access lines) 40 extending along thetrenches 24. - The
gate dielectric material 36 may comprise any suitable composition(s); and in some embodiments may comprise, consist essentially of, or consist of silicon dioxide. - The
wordline material 38 may comprise any suitable electrically conductive composition(s); such as, for example, one or more of various metals (e.g., titanium, tungsten, cobalt, nickel, platinum, ruthenium, etc.), metal-containing compositions (e.g., metal silicide, metal nitride, metal carbide, etc.), and/or conductively-doped semiconductor materials (e.g., conductively-doped silicon, conductively-doped germanium, etc.). - The
wordlines 40 extend along a first direction (represented by an x-axis). The first direction may correspond to a row direction of a memory array. - The
wordlines 40 are adjacent to the active-region-pillars 12, and comprise transistor gates along theactive regions 12. The transistor gates gatedly couple the storage-element-contact-regions 34 with the digit-line-contact-regions 32. - The
trenches 24 are utilized to form thewordlines 40, and in some embodiments the formation of thewordlines 40 may be considered to comprise cutting into the upper portions of the active-region-pillars and thereby subdividing such upper portions into thecontact regions -
Insulative material 42 is formed within thetrenches 24 and over thewordlines 40. Theinsulative material 42 within the trenches becomes patterned intorails 44, with such rails extending upwardly from thewordlines 40 and being in one-to-one correspondence with thewordlines 40. Therails 44 extend along the x-axis direction. - The
insulative material 42 may comprise any suitable composition(s); and in some embodiments may comprise, consist essentially of, or consist of silicon nitride. - Referring to
FIGS. 4-4B , the material 22 (FIGS. 3-3C ) is removed to leaveintervening gaps 46 between therails 44. In some embodiments, therails 44 may be considered to be spaced from one another by the interveninggaps 46 at the processing stage ofFIGS. 4-4B . - The
upper surface 19 is exposed along bottoms of the interveninggaps 46; with such upper surface including theupper surfaces 13 of theactive regions 12, and theupper surface 17 of the insulative-support-material 18. The upper surfaces 13 of theactive regions 12 include upper surfaces of the storage-element-contact-regions 34, and upper surfaces of the digit-line-contact-regions 32. In the embodiment ofFIGS. 4-4B , the exposedupper surface 19 remains planar along the bottoms of the interveninggaps 46. In other embodiments, one of thematerials surfaces FIGS. 16 and 17 . - Is noted that the view along the cross-section C-C (e.g., the view of
FIG. 3C ) is not shown relative to the processing stage ofFIG. 4 , as such view has not changed. - Referring to
FIGS. 5-5B ,conductive material 48 is formed within the intervening gaps 46 (FIGS. 4-4B ). The conductive material is electrically coupled with the storage-element-contact-regions 34 and the digit-line-contact-regions 32; and in the shown embodiment is directly against theupper surfaces 13 of theregions - The
conductive material 48 may be considered to formrails 50 between therails 44 of theinsulative material 42. Therails 50 extend along the same direction as therails 44, and in some embodiments may be considered to extend along a first direction corresponding to the illustrated x-axis direction. Therails 44 may be referred to as first rails, and therails 50 may be referred to as second rails. The first and second rails alternate with one another along a second direction (a y-axis direction) which is orthogonal to the first direction. - The
conductive material 48 may comprise any suitable electrically conductive composition(s); such as, for example, one or more of various metals (e.g., titanium, tungsten, cobalt, nickel, platinum, ruthenium, etc.), metal-containing compositions (e.g., metal silicide, metal nitride, metal carbide, etc.), and/or conductively-doped semiconductor materials (e.g., conductively-doped silicon, conductively-doped germanium, etc.). In some embodiments, theconductive material 48 may comprise conductively-doped semiconductor material; such as, for example, n-type silicon (e.g., silicon doped to a concentration of at least about 1×1020 atoms/cm3 with one or more n-type dopants). In some embodiments, theconductive material 48 may comprise metal-containing material; such as, for example, one or more of tungsten, titanium, tungsten nitride, titanium nitride, tungsten silicide, titanium silicide, etc. Theconductive material 48 may comprise a single homogeneous composition, as shown, or may comprise multiple discrete compositions. In some embodiments, theconductive material 48 may comprise two or more conductive compositions which are stacked one atop another. - Referring to
FIGS. 6-6B ,sacrificial material 52 is formed over therails 44 and 50 (i.e., over thematerials 42 and 48), and is patterned intolines 54 which extend along a third direction (an illustrated Q-axis direction) which crosses the first and second directions (the illustrated x-axis and y-axis directions). Thelines 54 are spaced from one another bytrenches 56, with bottoms of thetrenches 56 comprising upper surfaces of the first andsecond rails - The
sacrificial material 52 may be patterned into thelines 54 with any suitable processing. In some embodiments, a layer ofmaterial 52 may be formed across upper surfaces of therails FIGS. 6-6B . - The
sacrificial material 52 may comprise any suitable composition(s); and in some embodiments may comprise one or more of AlO, SiON and SiCN, where the chemical formulas indicate primary constituents rather than specific stoichiometries. - Referring to
FIGS. 7-7B , thetrenches 56 are lined withsacrificial material 58 to narrow thetrenches 56. Thesacrificial material 58 may be formed to line thetrenches 56 utilizing any suitable processing. For instance, in some embodiments a film of thesacrificial material 58 may be formed to extend over thesacrificial material 52 and within thetrenches 56, and then such film may be anisotropically etched to leave the liners ofmaterial 58 within thetrenches 56. - The
sacrificial material 58 may comprise any suitable composition(s); and in some embodiments may comprise one or more of AlO, SiON and SiCN, where the chemical formulas indicate primary constituents rather than specific stoichiometries. - The
sacrificial materials sacrificial material 52 may comprise aluminum oxide, and the second sacrificial material may comprise one or both of SiON and SiCN, where the chemical formulas indicate primary constituents rather than specific stoichiometries. - Referring to
FIGS. 8-8B , the narrowedtrenches 56 are extended through the first andsecond rails extended trenches 56 pattern thesecond rails 50 into conductive blocks 60. - Referring to
FIGS. 9-9B , the narrowed trenches 56 (FIGS. 8-8B ) are filled withinsulative material 42, and subsequently thesacrificial materials 52 and 58 (FIGS. 8-8B ) are removed. In some embodiments, the insulative material provided within the narrowedtrenches 56 may be referred to as a second insulative material to distinguish it from thefirst insulative material 42 of therails 44. Such second insulative material may be a same composition as the first insulative material (as shown), or may be a different composition relative to the first insulative material. In some embodiments, the first insulative material of therails 44 and the second insulative material formed within the narrowedtrenches 56 may both comprise, consist essentially of, or consist of silicon nitride. In some embodiments, theinsulative material 42 may be considered to fill gaps between the patterned blocks 60. - Each of the
conductive blocks 60 is laterally surrounded by theinsulative material 42. A region “D” ofFIG. 9 is enlarged and illustrated inFIG. 10 in order to illustrate a configuration of a representative one of theconductive blocks 60, and to show the relationship of such block relative tounderlying contact regions block 60 is over a set of three of thecontact regions regions 34, and one of the digit-line-contact-regions 32 between the storage-element-contact-regions. Theblock 60 may be considered to comprise afirst end region 62 which overlaps one of the storage-element-contact-regions 34; asecond end region 64 which overlaps the other of the storage-note-contact-regions 34; and acentral region 66 between the first andsecond end regions region 32. The illustratedconductive block 60 ofFIG. 10 is substantially identical to all of theother blocks 60 ofFIGS. 9-9B (with the term “substantially identical” meaning identical to within reasonable tolerances of fabrication and measurement). Accordingly, each of theconductive blocks 60 ofFIGS. 9-9B is over a set of three contact regions (32 and 34), with each set including two storage-element-contact-regions 34, and a digit-line-contact-region 32 between the storage-element-contact-regions. Notably, each of the contact regions of a set overlapped by aconductive block 60 is part of a different active-region-pillar. For instance,FIG. 10 shows that the illustratedcontact regions pillars - Referring to
FIGS. 11-11B , the central regions 66 (FIG. 10 ) of the conductive blocks 60 (FIGS. 9-9B ) are removed and replaced withinsulative material 68. Theinsulative material 68 may comprise any suitable composition(s); and in some embodiments may comprise, consist essentially of, or consist of silicon dioxide. - In some embodiments, the
insulative material 68 may be referred to as a third insulative material to distinguish it from thefirst insulative material 42 and the second insulative material provided within the narrowed trenches 56 (with the narrowed trenches being shown inFIGS. 8-8B , and with the insulative material formed within the narrowed trenches being shown inFIGS. 9-9B ). If thefirst insulative material 42 and the material provided within the narrowedtrenches 56 are the same as one another, then theinsulative material 68 may be referred to as a second insulative material to distinguish it from thefirst insulative material 42. - Digit-line-
interconnects 70 are formed to extend through theinsulative material 68 and to be coupled with the digit-line-contact-regions 32. Theinterconnects 70 compriseconductive material 72. Theconductive material 72 may comprise any suitable electrically conductive composition(s); such as, for example, one or more of various metals (e.g., titanium, tungsten, cobalt, nickel, platinum, ruthenium, etc.), metal-containing compositions (e.g., metal silicide, metal nitride, metal carbide, etc.), and/or conductively-doped semiconductor materials (e.g., conductively-doped silicon, conductively-doped germanium, etc.). In the shown embodiment, theconductive material 72 directly contacts theupper surfaces 13 of the digit-line-contact-regions 32. - The illustrated digit-line-
interconnects 70 are shown to be square-shaped relative to the top view ofFIG. 11 . It is to be understood, however, that the digit-line-interconnects may have any suitable shapes; and in some embodiments may be rectangular, circular, elliptical, etc. relative to the top view ofFIG. 11 . - Digit-lines (DL1-DL4) are coupled with the digit-line-contact-regions through the digit-line-
interconnects 70. The digit-lines are diagrammatically illustrated inFIGS. 11 and 11A with schematic indications utilizing boxes to represent the digit-lines in order to simplify the drawings. However,FIG. 11B diagrammatically illustrates the digit-line DL1 as comprising a conductive digit-line-material 76 configured as a line extending across theinterconnects 70, and being coupled with theinterconnects 70. Theconductive material 76 may comprise any suitable electrically conductive composition(s); such as, for example, one or more of various metals (e.g., titanium, tungsten, cobalt, nickel, platinum, ruthenium, etc.), metal-containing compositions (e.g., metal silicide, metal nitride, metal carbide, etc.), and/or conductively-doped semiconductor materials (e.g., conductively-doped silicon, conductively-doped germanium, etc.). -
Insulative material 74 is shown inFIG. 11B as being provided under the conductive digit-line-material 76. Theinsulative material 74 may comprise any suitable composition(s); and in some embodiments may comprise silicon dioxide. - The digit-lines DL1-DL4 would generally extend along the y-axis direction, and accordingly would extend orthogonally relative to the x-axis direction of the
wordlines 40. -
FIG. 12 shows an enlarged view of the region “D” ofFIG. 11 , and shows that the formation of theinsulative material 68 within the illustratedcentral region 66 has patterned remainingportions conductive material 48 into a firstconductive portion 78 over the first storage-element-contact-region associated withpillar 12 a, and a secondconductive portion 80 over the second storage-element-contact-region associated withpillar 12 g. The first and secondconductive portions insulative material 68. - Storage-
elements 82 are electrically coupled to the storage-element-contact-regions 34 through theconductive portions 78 and 80 (i.e., through theend regions 62 and 64). In the illustrated embodiment, the storage-elements 82 correspond to capacitors, and are coupled withreference voltages 84. Such reference voltages may be any suitable voltages, including, for example, ground, Vcc/2, etc. In some embodiments, other storage-elements may be utilized instead of thecapacitors 82. Any suitable device having two or more detectable states may be utilized as a storage-element; including, for example, devices comprising phase change material, conductive-bridging material, etc. -
FIG. 11B indicates that thewordlines 40 may correspond to wordlines WL1-WL4. - The
configuration 10 ofFIGS. 11-11B may be considered to comprise example memory cells of amemory array 86. Thememory array 86 may have any suitable configuration, and in some embodiments may be a DRAM array. Anexample DRAM array 86 is schematically illustrated inFIG. 13 . TheDRAM array 86 includes the digit-lines DL1-DL4, and includes the wordlines WL1-WL4.Memory cells 88 comprise transistors coupled with thecapacitors 82. Each of thememory cells 88 is uniquely addressed through the combination of a wordline and a digit-line. - A problem encountered during conventional DRAM fabrication can be that it is difficult to couple storage-elements (e.g., capacitors) with storage-element-contact-regions. The problem is exacerbated with increasing levels of integration. The
conductive portions - In some embodiments, the
memory array 86 may be within a memory tier (i.e., memory deck) which is within a vertically-stacked arrangement of tiers (or decks). For instance,FIG. 14 shows a portion of anintegrated assembly 10 a comprising a vertically-stacked arrangement of tiers 1-4. The vertically-stacked arrangement may extend upwardly to include additional tiers. The tiers 1-4 may be considered to be examples of levels that are stacked one atop the other. The levels may be within different semiconductor dies, or at least two of the levels may be within the same semiconductor die. Individual tiers may include control circuitry and/or sensing circuitry (e.g., may include wordline drivers, sense amplifiers, etc.); and/or may include memory arrays, such as, for example, thememory array 86. The memory arrays within the various tiers may be the same as one another (e.g., may all be DRAM arrays), or may be different relative to one another (e.g., some may be DRAM arrays, while others are NAND arrays). - The above-described configuration of
FIGS. 9-9B shows theinsulative material 46 provided within the narrowed gaps 56 (FIGS. 8-8B ) as being configured to not overlap any portions of the storage-element-contact-regions 34. In other embodiments, theinsulative material 46 may partially overlap the storage-element-contact-regions 34, with an example of such other embodiments being shown inFIG. 15 . - The embodiment of
FIG. 4A showed theupper surfaces 13 of thecontact regions upper surface 17 of the insulative-support-material 18. In other embodiments, theupper surface 17 of the insulative-support-material may be recessed relative to theupper surfaces 13 of thecontact regions 32/34 (i.e., relative to theupper surfaces 13 of the active regions 12) as shown inFIG. 16 , or theupper surfaces 13 of thecontact regions 32/34 may be recessed relative to theupper surface 17 of the insulative-support-material 18 as shown inFIG. 17 . - The assemblies and structures discussed above may be utilized within integrated circuits (with the term “integrated circuit” meaning an electronic circuit supported by a semiconductor substrate); and may be incorporated into electronic systems. Such electronic systems may be used in, for example, memory modules, device drivers, power modules, communication modems, processor modules, and application-specific modules, and may include multilayer, multichip modules. The electronic systems may be any of a broad range of systems, such as, for example, cameras, wireless devices, displays, chip sets, set top boxes, games, lighting, vehicles, clocks, televisions, cell phones, personal computers, automobiles, industrial control systems, aircraft, etc.
- Unless specified otherwise, the various materials, substances, compositions, etc. described herein may be formed with any suitable methodologies, either now known or yet to be developed, including, for example, atomic layer deposition (ALD), chemical vapor deposition (CVD), physical vapor deposition (PVD), etc.
- The terms “dielectric” and “insulative” may be utilized to describe materials having insulative electrical properties. The terms are considered synonymous in this disclosure. The utilization of the term “dielectric” in some instances, and the term “insulative” (or “electrically insulative”) in other instances, may be to provide language variation within this disclosure to simplify antecedent basis within the claims that follow, and is not utilized to indicate any significant chemical or electrical differences.
- The particular orientation of the various embodiments in the drawings is for illustrative purposes only, and the embodiments may be rotated relative to the shown orientations in some applications. The descriptions provided herein, and the claims that follow, pertain to any structures that have the described relationships between various features, regardless of whether the structures are in the particular orientation of the drawings, or are rotated relative to such orientation.
- The cross-sectional views of the accompanying illustrations only show features within the planes of the cross-sections, and do not show materials behind the planes of the cross-sections, unless indicated otherwise, in order to simplify the drawings.
- When a structure is referred to above as being “on”, “adjacent” or “against” another structure, it can be directly on the other structure or intervening structures may also be present. In contrast, when a structure is referred to as being “directly on”, “directly adjacent” or “directly against” another structure, there are no intervening structures present. The terms “directly under”, “directly over”, etc., do not indicate direct physical contact (unless expressly stated otherwise), but instead indicate upright alignment.
- Structures (e.g., layers, materials, etc.) may be referred to as “extending vertically” to indicate that the structures generally extend upwardly from an underlying base (e.g., substrate). The vertically-extending structures may extend substantially orthogonally relative to an upper surface of the base, or not.
- Some embodiments include a method of forming an integrated assembly. A construction is provided to have active-region-pillars. Each of the active-region-pillars has an upper portion subdivided amongst three contact regions; with the three contact regions being two storage-element-contact-regions and a digit-line-contact-region. Conductive blocks are formed over the construction. Each of the conductive blocks is over a set of three of the contact regions. Each set includes a pair of the storage-element-contact-regions and one of the digit-line-contact-regions between said pair of the storage-element-contact-regions. The three of the contact regions of each set are associated with a different active-region-pillars relative to one another. Each of the conductive blocks is entirely laterally surrounded by first insulative material. Central regions of the conductive blocks are removed to split each of the conductive blocks into a first conductive portion over one of the storage-element-contact-regions and a second conductive portion over another of the storage-element-contact-regions. Second insulative material is formed between the first and second conductive portions. Digit-line-interconnects are formed which extend through the second insulative material to couple with the digit-line-contact-regions. Digit-lines are formed which are coupled with the digit-line-interconnects. Storage-elements are formed which are coupled with storage-element-contact-regions through the first and second conductive portions.
- Some embodiments include a method of forming an integrated assembly. A construction is provided to have active-region-pillars. Each of the active-region-pillars has an upper portion subdivided amongst three contact regions. Said three contact regions are two storage-element-contact-regions and a digit-line-contact-region. First rails are formed over the construction and extend along a first direction. The first rails are spaced from one another by intervening gaps. The first rails comprise first insulative material. Conductive material is formed within the intervening gaps and is coupled with the storage-element-contact-regions and the digit-line-contact-regions. The conductive material forms second rails which alternate with the first rails along a second direction which is orthogonal to the first direction. The second rails are patterned into spaced-apart conductive blocks. Each of the conductive blocks is over a set of three of the contact regions. Each set includes a pair of the storage-element-contact-regions and one of the digit-line-contact-regions between said pair of the storage-element-contact-regions. Each of the conductive blocks has a first end region, a second end region, and a central region between the first and second end regions. Second insulative material is formed in spaces between the spaced-apart conductive blocks. Central regions of the conductive blocks are replaced with third insulative material. Digit-line-interconnects are formed to extend through the third insulative material, and to couple with the digit-line-contact-regions. Digit-lines are formed to extend along the second direction, and are coupled with the digit-line-interconnects. Storage-elements are coupled with the first and second end regions of each of the conductive blocks.
- Some embodiments include a method of forming an integrated assembly. A construction is provided to have active-region-pillars extending upwardly from a base. Wordlines are formed to cut through the active-region-pillars, and to subdivide upper portions of each of the active-region-pillars into three contact regions. The three contact regions include two storage-element-contact-regions and a digit-line-contact-region. The wordlines extend along a first direction. First rails are formed over the wordlines, and extend upwardly from the wordlines. The first rails are in one-to-one correspondence with the wordlines, and extend along the first direction. The first rails are spaced from one another by intervening gaps. Upper surfaces of the storage-element-contact-regions and the digit-line-contact-regions are exposed along bottom regions of the intervening gaps. The first rails comprise first insulative material. Conductive material is formed within the intervening gaps, and is directly against the upper surfaces of the storage-element-contact-regions and the digit-line-contact-regions. The conductive material forms second rails which alternate with the first rails along a second direction which is orthogonal to the first direction. Third rails are formed to extend along a third direction which crosses the first and second directions. The third rails pattern the second rails into conductive blocks. The third rails comprise second insulative material. Each of the conductive blocks is over a set of three of the contact regions. Each set includes a pair of the storage-element-contact-regions and one of the digit-line-contact-regions between said pair of the storage-element-contact-regions. Each of the conductive blocks has a first end region, a second end region, and a central region between the first and second end regions. The central regions of the conductive blocks are replaced with third insulative material. Digit-line-interconnects are formed to extend through the third insulative material to couple with the digit-line-contact-regions. Digit-lines are formed to extend along the second direction, and are coupled with the digit-line-interconnects. Storage-elements are coupled with the first and second end regions of each of the conductive blocks.
- Some embodiments include a method of forming an integrated assembly. A construction is provided to have active-region-pillars extending upwardly from a base. Wordlines are formed to cut through the active -region-pillars, and to subdivide upper portions of each of the active-region-pillars into three contact regions. The three contact regions include two storage-element-contact-regions and a digit-line-contact-region. The wordlines extend along a first direction. First rails are formed over the wordlines, and extend upwardly from the wordlines. The first rails are in one-to-one correspondence with the wordlines and extend along the first direction. The first rails are spaced from one another by intervening gaps. The first rails comprise first insulative material. Conductive material is formed within the intervening gaps and is coupled with the storage-element-contact-regions and the digit-line-contact-regions. The conductive material forms second rails which alternate with the first rails along a second direction which is orthogonal to the first direction. Patterned lines of first sacrificial material are formed over the first and second rails. The patterned lines extend along a third direction which crosses the first and second directions. The patterned lines of first sacrificial material are spaced from one another by trenches. Bottoms of the trenches comprise upper surfaces of the first and second rails. The trenches are lined with second sacrificial material to narrow the trenches. The narrowed trenches are extended through the first and second rails. The extended narrowed trenches pattern the second rails into conductive blocks. Each of the conductive blocks is over a set of three of the contact regions. Each set includes a pair of the storage-element-contact-regions and one of the digit-line-contact-regions between said pair of the storage-element-contact-regions. Each of the conductive blocks has a first end region, a second end region, and a central region between the first and second end regions. The extended narrowed trenches are filled with second insulative material to form third rails within the extending narrowed trenches. The first and second sacrificial materials are removed. The central regions of the conductive blocks are replaced with third insulative material. Digit-line-interconnects are formed to extend through the third insulative material to couple with the digit-line-contact-regions. Digit-lines are formed to extend along the second direction and are coupled with the digit-line-interconnects. Storage-elements are coupled with the first and second end regions of each of the conductive blocks.
- In compliance with the statute, the subject matter disclosed herein has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the claims are not limited to the specific features shown and described, since the means herein disclosed comprise example embodiments. The claims are thus to be afforded full scope as literally worded, and to be appropriately interpreted in accordance with the doctrine of equivalents.
Claims (31)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/294,792 US10756093B1 (en) | 2019-03-06 | 2019-03-06 | Methods of forming integrated assemblies |
CN202010018254.1A CN111668161A (en) | 2019-03-06 | 2020-01-08 | Method of forming an integrated assembly |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/294,792 US10756093B1 (en) | 2019-03-06 | 2019-03-06 | Methods of forming integrated assemblies |
Publications (2)
Publication Number | Publication Date |
---|---|
US10756093B1 US10756093B1 (en) | 2020-08-25 |
US20200286899A1 true US20200286899A1 (en) | 2020-09-10 |
Family
ID=72141021
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/294,792 Active US10756093B1 (en) | 2019-03-06 | 2019-03-06 | Methods of forming integrated assemblies |
Country Status (2)
Country | Link |
---|---|
US (1) | US10756093B1 (en) |
CN (1) | CN111668161A (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113053825B (en) * | 2021-03-09 | 2022-03-01 | 长鑫存储技术有限公司 | Semiconductor structure forming method and semiconductor structure |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100285662A1 (en) * | 2009-05-11 | 2010-11-11 | Samsung Electronics Co., Ltd. | Methods of fabricating integrated circuit devices including air spacers separating conductive structures and contact plugs |
US20140175659A1 (en) * | 2012-12-26 | 2014-06-26 | SK Hynix Inc. | Semiconductor device including air gaps and method of fabricating the same |
US20140231892A1 (en) * | 2013-02-19 | 2014-08-21 | Samsung Electronics Co., Ltd. | Semiconductor device and method of forming the same |
US20150262625A1 (en) * | 2014-03-17 | 2015-09-17 | Samsung Electronics Co., Ltd. | Semiconductor device having air-gap |
US20180019245A1 (en) * | 2016-07-14 | 2018-01-18 | Micron Technology, Inc. | Methods Of Forming An Elevationally Extending Conductor Laterally Between A Pair Of Conductive Lines |
US20190181042A1 (en) * | 2017-12-11 | 2019-06-13 | Globalfoundries Inc. | Methods of forming contact structures on integrated circuit products |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7279379B2 (en) * | 2004-04-26 | 2007-10-09 | Micron Technology, Inc. | Methods of forming memory arrays; and methods of forming contacts to bitlines |
US9881924B2 (en) * | 2016-05-11 | 2018-01-30 | Micron Technology, Inc. | Semiconductor memory device having coplanar digit line contacts and storage node contacts in memory array and method for fabricating the same |
US10014302B1 (en) * | 2016-12-27 | 2018-07-03 | Micron Technology, Inc. | Methods of forming memory arrays |
-
2019
- 2019-03-06 US US16/294,792 patent/US10756093B1/en active Active
-
2020
- 2020-01-08 CN CN202010018254.1A patent/CN111668161A/en not_active Withdrawn
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100285662A1 (en) * | 2009-05-11 | 2010-11-11 | Samsung Electronics Co., Ltd. | Methods of fabricating integrated circuit devices including air spacers separating conductive structures and contact plugs |
US20140175659A1 (en) * | 2012-12-26 | 2014-06-26 | SK Hynix Inc. | Semiconductor device including air gaps and method of fabricating the same |
US20140231892A1 (en) * | 2013-02-19 | 2014-08-21 | Samsung Electronics Co., Ltd. | Semiconductor device and method of forming the same |
US20150262625A1 (en) * | 2014-03-17 | 2015-09-17 | Samsung Electronics Co., Ltd. | Semiconductor device having air-gap |
US20180019245A1 (en) * | 2016-07-14 | 2018-01-18 | Micron Technology, Inc. | Methods Of Forming An Elevationally Extending Conductor Laterally Between A Pair Of Conductive Lines |
US20190181042A1 (en) * | 2017-12-11 | 2019-06-13 | Globalfoundries Inc. | Methods of forming contact structures on integrated circuit products |
Also Published As
Publication number | Publication date |
---|---|
CN111668161A (en) | 2020-09-15 |
US10756093B1 (en) | 2020-08-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11706909B2 (en) | Integrated assemblies comprising memory cells and shielding material between the memory cells | |
US8669144B2 (en) | Methods of forming memory arrays | |
US10896909B2 (en) | Integrated assemblies, and methods of forming integrated assemblies | |
US11581317B2 (en) | Integrated assemblies having shield lines between digit lines, and methods of forming integrated assemblies | |
US11508734B2 (en) | Integrated assemblies, and methods of forming integrated assemblies | |
US11239242B2 (en) | Integrated assemblies having dielectric regions along conductive structures, and methods of forming integrated assemblies | |
US10546862B1 (en) | Integrated assemblies having spacers of low permittivity along digit-lines, and methods of forming integrated assemblies | |
US10825484B2 (en) | Integrated assemblies which include non-conductive-semiconductor-material and conductive-semiconductor-material, and methods of forming integrated assemblies | |
US20240113224A1 (en) | Integrated Transistors Having Gate Material Passing Through a Pillar of Semiconductor Material, and Methods of Forming Integrated Transistors | |
US11081490B2 (en) | Integrated assemblies which include metal-containing interconnects to active-region pillars, and methods of forming integrated assemblies | |
US11444088B2 (en) | Methods of forming integrated assemblies having conductive material along sidewall surfaces of semiconductor pillars | |
US10756093B1 (en) | Methods of forming integrated assemblies | |
US20220036927A1 (en) | Integrated Assemblies Having Void Regions Between Digit Lines and Conductive Structures, and Methods of Forming Integrated Assemblies | |
US11563010B2 (en) | Integrated assemblies, and methods of forming integrated assemblies |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PANDEY, DEEPAK CHANDRA;KARDA, KAMAL M.;LIU, HAITAO;SIGNING DATES FROM 20190118 TO 20190131;REEL/FRAME:048523/0861 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND Free format text: SUPPLEMENT NO. 12 TO PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:048948/0677 Effective date: 20190416 Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS Free format text: SUPPLEMENT NO. 3 TO PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:048951/0902 Effective date: 20190416 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050724/0392 Effective date: 20190731 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051041/0317 Effective date: 20190731 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |