US20200279899A1 - Display panels and display devices - Google Patents
Display panels and display devices Download PDFInfo
- Publication number
- US20200279899A1 US20200279899A1 US16/454,778 US201916454778A US2020279899A1 US 20200279899 A1 US20200279899 A1 US 20200279899A1 US 201916454778 A US201916454778 A US 201916454778A US 2020279899 A1 US2020279899 A1 US 2020279899A1
- Authority
- US
- United States
- Prior art keywords
- thin film
- film transistor
- reset
- drain
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000010409 thin film Substances 0.000 claims abstract description 346
- 239000000758 substrate Substances 0.000 claims abstract description 73
- 239000002184 metal Substances 0.000 claims description 123
- 239000010408 film Substances 0.000 claims description 29
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 15
- 229920005591 polysilicon Polymers 0.000 claims description 15
- 238000000034 method Methods 0.000 description 12
- 230000006872 improvement Effects 0.000 description 5
- 230000008569 process Effects 0.000 description 5
- 230000004044 response Effects 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000001351 cycling effect Effects 0.000 description 1
- 238000005265 energy consumption Methods 0.000 description 1
- 230000014509 gene expression Effects 0.000 description 1
- 238000005286 illumination Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000009916 joint effect Effects 0.000 description 1
- 238000002834 transmittance Methods 0.000 description 1
Images
Classifications
-
- H01L27/3262—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1251—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs comprising TFTs having a different architecture, e.g. top- and bottom gate TFTs
-
- H01L27/3276—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0439—Pixel structures
- G09G2300/0465—Improved aperture ratio, e.g. by size reduction of the pixel circuit, e.g. for improving the pixel density or the maximum displayable luminance or brightness
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
-
- H01L2251/5392—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
- H01L27/1225—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
- H01L27/1244—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits for preventing breakage, peeling or short circuiting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78672—Polycrystalline or microcrystalline silicon transistor
- H01L29/78675—Polycrystalline or microcrystalline silicon transistor with normal-type structure, e.g. with top gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K2102/00—Constructional details relating to the organic devices covered by this subclass
- H10K2102/301—Details of OLEDs
- H10K2102/341—Short-circuit prevention
Definitions
- the present disclosure generally relates to the field of display technology and, more particularly, relates to display panels and display devices.
- the PPI of a display panel is a unit of image resolution, indicating a number of pixels per inch of the display panel.
- the PPI of a display panel reaches a certain value, human eyes may not distinguish graininess.
- a series of circuit structures may be introduced in a display panel, and spaces occupied by the circuit structures may directly influence the PPI. Accordingly, how to realize high PPI designs of display panels is one of technical problems that urgently need to be solved.
- the disclosed methods and structures are directed to solve one or more problems set forth above and other problems in the art.
- the display panel includes a base substrate and a plurality of pixel units disposed on the base substrate.
- Each of the pixel units includes a drive thin film transistor, a switch thin film transistor, a reset thin film transistor, and an organic light-emitting device.
- a source and a drain of the switch thin film transistor are respectively located at two sides of a gate of the switch thin film transistor
- a source and a drain of the reset thin film transistor are respectively located at two sides of a gate of the reset film the transistor.
- the drain of the switch thin film transistor is electrically connected to a gate of the drive thin film transistor, and the drain of the reset thin film transistor is electrically connected to a drain of the drive thin film transistor.
- the drain of the drive thin film transistor is coupled to the organic light-emitting device.
- the display device includes a display panel including a base substrate and a plurality of pixel units disposed on the base substrate.
- Each of the pixel units includes a drive thin film transistor, a switch thin film transistor, a reset thin film transistor, and an organic light-emitting device.
- a source and a drain of the switch thin film transistor are respectively located at two sides of a gate of the switch thin film transistor
- a source and a drain of the reset thin film transistor are respectively located at two sides of a gate of the reset film the transistor.
- the drain of the switch thin film transistor is electrically connected to a gate of the drive thin film transistor, and the drain of the reset thin film transistor is electrically connected to a drain of the drive thin film transistor.
- the drain of the drive thin film transistor is coupled to the organic light-emitting device.
- FIG. 1 illustrates a top view of an exemplary display panel consistent with the disclosed embodiments
- FIG. 2 illustrates is an exemplary cross-sectional view at cross section AA′ of the exemplary display panel illustrated in FIG. 1 , consistent with the disclosed embodiments;
- FIG. 3 illustrates an exemplary circuit of a pixel unit in a display panel consistent with the disclosed embodiments
- FIG. 4 illustrates an exemplary circuit structure of a pixel unit in a display panel consistent with the disclosed embodiments
- FIG. 5 illustrates another exemplary cross-sectional view at cross section AA′ of the exemplary display panel illustrated in FIG. 1 , consistent with the disclosed embodiments;
- FIG. 6 illustrates another exemplary cross-sectional view at cross section AA′ of the exemplary display panel illustrated in FIG. 1 , consistent with the disclosed embodiments;
- FIG. 7 illustrates another exemplary cross-sectional view at cross section AA′ of the exemplary display panel illustrated in FIG. 1 , consistent with the disclosed embodiments;
- FIG. 8 illustrates another exemplary cross-sectional view at cross section AA′ of the exemplary display panel illustrated in FIG. 1 , consistent with the disclosed embodiments;
- FIG. 9 illustrates an exemplary layout of a portion of pixel units in a display panel consistent with the disclosed embodiments
- FIG. 10 illustrates an exemplary circuit structure corresponding to the pixel units illustrated in FIG. 9 consistent with the disclosed embodiments
- FIG. 11 illustrates an exemplary operation sequence chart of a display panel, consistent with the disclosed embodiments.
- FIG. 12 illustrates a top view of an exemplary display device consistent with the disclosed embodiments.
- a PPI of a display panel is a unit of image resolution, indicating a number of pixels per inch of the display panel.
- PPI of a display panel reaches a certain value, human eyes may not distinguish graininess.
- a series of circuit structures may be introduced in a display panel, and spaces occupied by the circuit structures may directly influence the PPI. Accordingly, how to realize high PPI designs of display panels is one of technical problems that urgently need to be solved.
- the present disclosure provides a display panel and a display device. Sources and drains of a switch thin film transistor and a reset thin film transistor are disposed at two sides of gates, and thus areas occupied by the switch thin film transistor and the reset thin film transistor on the display panel may be reduced. Areas saved may be used for disposing more pixel units, and high PPI designs of the display panel and the display device may thus be realized.
- the present disclosure provides a display panel, including a base substrate and a plurality of pixel units disposed on the base substrate.
- Each of the pixel units includes a drive thin film transistor, a switch thin film transistor, a reset thin film transistor, and an organic light-emitting device.
- the source and the drain of the switch thin film transistor are respectively located at two sides of the gate of the switch thin film transistor.
- the source and the drain of the reset thin film transistor are respectively located at two sides of the gate of the reset film the transistor.
- a drain of the switch thin film transistor is electrically connected to the gate of the drive thin film transistor.
- a drain of the reset thin film transistor is electrically connected to a drain of the drive thin film transistor.
- the drain of the drive thin film transistor is coupled to the organic light-emitting device.
- FIG. 1 illustrates a top view of an exemplary display panel consistent with the disclosed embodiments.
- FIG. 2 illustrates is an exemplary cross-sectional view at cross section AA′ of the exemplary display panel illustrated in FIG. 1 .
- FIG. 3 illustrates an exemplary circuit of a pixel unit in a display panel consistent with the disclosed embodiments.
- a display panel 100 provided by the present disclosure includes a plurality of pixel units 20 .
- Each of the pixel units 20 includes a drive thin film transistor T 1 , a switch thin film transistor T 2 , a reset thin film transistor T 3 , and an organic light-emitting device L 1 .
- the reset thin film transistor T 3 is turned on, the switch thin film transistor T 2 and driving the thin film transistor T 1 are turned off, and signals of an anode of the organic light-emitting device L 1 is reset.
- the reset thin film transistor T 3 is turned off, and the switch thin film transistor T 2 is turned on.
- a data signal Vdata is transmitted to a gate of the drive thin film transistor T 1 through the switch thin film transistor T 2 .
- the drive thin film transistor T 1 is then turn on, driving the organic light-emitting device L 1 in the pixel unit 20 to emit light.
- a drain P 6 of the switch thin film transistor T 2 is electrically connected to a gate P 1 of the drive thin film transistor T 1 ; and a drain P 9 of the reset thin film transistor T 3 is electrically connected to a drain P 3 of the drive thin film transistor T 1 .
- a source P 5 and the drain P 6 of the switch thin film transistor T 2 are respectively located at two sides of a gate P 4 of the switch thin film transistor T 2 ; and a source P 8 and the drain P 9 of the reset thin film transistor T 3 are also respectively located at the two sides of a gate P 7 of the reset thin film transistor T 3 .
- the two sides of the gate P 4 or the two sides of the gate P 7 mentioned in the present disclosure refers to two sides in a stacking direction of film layers.
- electrical connection between the drain P 6 of the switch thin film transistor T 2 and the gate P 1 of the drive thin film transistor T 1 may be realized through a through-hole, and no bridges are needed.
- electrical connection between the drain P 9 of the reset thin film transistor T 3 and the drain P 3 of the drive thin film transistor T 1 may be realized through a through-hole, and no bridges are needed.
- areas occupied by the switching transistor T 2 and the reset thin film transistor T 3 on the display panel 100 may be reduced, and a certain space of the display panel 100 may be saved.
- the saved space of the display panel 100 may be used for disposing more pixel units 20 . Accordingly, high PPI designs of the display panel 100 may be realized, and resolution of the display panel 100 may be improved. Thus, displayed images may be more fine and clear, and image-display quality of the display panel 100 may be improved.
- FIG. 1 is for illustrative purposes only, and does not represent actual sizes and numbers of the gate lines 31 , the data lines 32 and the pixel units 20 .
- the cross-sectional view shown in FIG. 2 only schematically illustrates relative positional relationships between film layers, and does not represent actual structures and sizes of the film layers.
- the switch thin film transistor T 2 and the reset thin film transistor T 3 may be oxide thin film transistors, and the drive thin film transistor T 1 may be a low temperature polysilicon thin film transistor.
- the switch thin film transistor T 2 and the reset thin film transistor T 3 may have a low electron mobility and a small leakage. Accordingly, the resolution of the display panel 100 may be improved, images of the display panel 100 may be realistic, and a refresh rate of the display panel 100 may be high. Meanwhile, light transmittance rate may be improved, and energy consumption may be reduced.
- the drive thin film transistor T 1 may have high electron mobility, fast response speed, high integration, low power consumption and strong anti-light interference capability.
- the switch thin film transistor T 2 and the reset thin film transistor T 3 are oxide thin film transistors.
- the sources and drains of the switch thin film transistor T 2 and the reset thin film transistor T 3 are respectively located at two sides of the gates. Accordingly, the resolution of the display panel 100 may be improved, and image display effect of the display panel 100 may thus be improved.
- FIG. 4 illustrates an exemplary circuit structure of the pixel unit 20 in the display panel 100 consistent with the disclosed embodiments.
- the display panel 100 also includes a plurality of gate lines 31 , a plurality of data lines 32 , a plurality of reset signal lines 33 , and a plurality of power signal lines 34 , which are insulated from each other.
- each switch thin film transistor T 2 is connected to the gate line 31 , and the source of each switch thin film transistor T 2 is connected to the data line 32 .
- the source of each drive thin film transistor T 1 is connected to the power signal line 34 .
- the gate of each reset thin film transistor T 3 is connected to the reset signal line 33 , and the source of each reset thin film transistor T 3 is connected to reset voltage signals.
- the gate of the switch thin film transistor T 2 is connected to the gate line 31 , receiving gate control signals transmitted through the gate line 31 , and turns the switch thin film transistor T 2 on or off under control of the gate control signals.
- the source of the switch thin film transistor T 2 is connected to the data line 32
- the drain of the switch thin film transistor T 2 is connected to the gate of the drive thin film transistor T 1 .
- Power supply signals in the power signal line 34 is then transmitted to the organic light-emitting device L 1 to make the organic light-emitting device L 1 to emit light.
- the source of the reset thin film transistor T 3 is connected to reset voltage signals. Before scanning a pixel unit 20 , the reset thin film transistor T 3 is first turned on, and the reset voltage signal is then sent to the organic light-emitting device L 1 . Then, the organic light-emitting device L 1 is reset to an initial state to prevent display data of a previous frame from affecting display of a current frame.
- the display panel 100 also includes a low temperature polysilicon channel layer, a first metal layer 41 , a second metal layer 42 , a third metal layer 43 , an oxide channel layer 102 / 103 , a fourth metal layer 44 , and a fifth metal layer 45 , which are disposed in sequence on the base substrate in a direction perpendicular to the base substrate.
- the gate P 1 of the drive thin film transistor T 1 is located at the first metal layer 41
- the source P 2 and the drain P 3 of the drive thin film transistor T 1 are located at the second metal layer 42
- the gate P 4 of the switch thin film transistor T 2 and the gate P 7 of the reset thin film transistor T 3 are located at the third metal layer 43
- the source P 5 of the switch thin film transistor T 2 is located at the fourth metal layer 44
- the source P 8 of the reset thin film transistor T 3 is located at the fifth metal layer 45 .
- the drain P 6 of the switch thin film transistor T 2 is located between in the oxide channel layer 102 and the base substrate 10 .
- the drain P 9 of the reset thin film transistor T 3 is located between the oxide channel layer 103 and the first metal layer 41 .
- FIG. 2 shows exemplary layer arrangement relationships of film layers of the three transistors.
- the drive thin film transistor T 1 is disposed at a side closest to the base substrate, that is, the low temperature polysilicon channel layer.
- the gate P 1 is located at the first metal layer 41
- the source P 2 and the drain P 3 are located at the second metal layer 42 .
- the switch thin film transistor T 2 and the reset thin film transistor T 3 are respectively located at a side of the drive thin film transistor T 1 away from the base substrate.
- the gate P 4 of the switch thin film transistor T 2 and the gate P 7 of the reset thin film transistor T 3 are located at the third metal layer 43 .
- the source P 5 of the switch thin film transistor T 2 is located at the fourth metal layer 44 , and the drain P 6 of the switch thin film transistor T 2 is located between the oxide channel layer 102 and the substrate 10 .
- the source P 8 of the reset thin film transistor T 3 is located at the fifth metal layer 45 , and the drain P 9 of the reset thin film transistor T 3 is located between the oxide channel layer 103 and the first metal layer 41 .
- the sources of the switch thin film transistor T 2 and the reset thin film transistor T 3 are disposed at a side of the oxide channel layer 102 / 103 away from the base substrate, and the drains are disposed at a side of the oxide channel layer 102 / 103 close to the base substrate.
- Bridge structures for electrically connecting the switch thin film transistor T 2 and the reset thin film transistor T 3 , respectively, with the drive thin film transistor T 1 may be avoided. Accordingly, areas occupied by the switch thin film transistor T 2 and the reset thin film transistor T 3 on the display panel 100 may be reduced, and high PPI designs of the display panel 100 may be realized.
- FIG. 2 shows an exemplary film layer stack structure integrating three transistors, including the drive thin film transistor T 1 , the switch thin film transistor T 2 , and the reset thin film transistor T 3 .
- the three transistors may have other film layer stack structures. The present disclosure does not limit film layer stack structures of the three transistors.
- the display panel 100 also includes a first metal line 51 .
- the first metal line 51 is located at a side of the oxide channel layer 102 of the switch thin film transistor T 2 away from the base substrate 10 .
- the first metal line 51 is electrically connected to the oxide channel layer 102 of the switch thin film transistor T 2 through a first through-hole. Orthographic projections of the first metal line 51 and the gate P 4 and the drain P 6 of the switch thin film transistor T 2 on the plane of the base substrate 10 overlap. Orthographic projections of the source P 5 and the gate P 4 of the switch thin film transistor T 2 on the plane of the substrate overlap.
- the first metal line 51 is disposed at a side of the oxide channel layer of the thin film transistor T 2 away from the base substrate 10 .
- the orthographic projection of the first metal line 51 on the base substrate overlaps with the orthographic projections of the gate P 4 and the drain P 6 of the switch thin film transistor T 2 on the base substrate.
- the first metal line 51 is electrically connected to the oxide channel layer 102 of the switch thin film transistor T 2 through a through-hole.
- a voltage of the source P 5 of the switch thin film transistor T 2 may be transmitted to the first metal line 51 through the oxide channel layer 102 , and further transmitted from the first metal line 51 to the drain P 6 of the switch thin film transistor T 2 . Accordingly, an electron mobility of the switch thin film transistor T 2 may be increased, and thus a response rate of the switch thin film transistor T 2 may be improved.
- the orthographic projection of the first metal line 51 on the plane of the base substrate 10 covers the orthographic projection of the drain P 6 of the switch thin film transistor T 2 on the plane of the base substrate 10 .
- improvement of the electron mobility of the switch thin film transistor T 2 by the first metal line 51 is related to the overlapping area between the first metal line 51 and the gate P 4 and the drain P 6 of the switch thin film transistor T 2 .
- a larger overlapping area may result in a more obvious improvement effect.
- the drain P 6 of the switch thin film transistor T 2 is covered by the first metal line 51 , and the overlapping area between the first metal line 51 and the drain P 6 of the switch thin film transistor T 2 may be large. Accordingly, the electron mobility of the switch thin film transistor T 2 may be improved, and the response rate of the switch thin film transistor T 2 may thus be increased.
- the first metal line 51 and the source P 5 of the switch thin film transistor T 2 may be located at different film layers.
- a line pitch between adjacent metal lines on the display panel 100 is preferably greater than proximately 3 ⁇ m.
- proximately 3 ⁇ m the area occupied by the switch thin film transistor T 2 on the display panel 100 may also be reduced, and high PPI designs of the display panel 100 may be achieved.
- the first metal line 51 is located at the fifth metal layer 45 .
- the source of the switch thin film transistor T 2 is located at the fourth metal layer 44 and the first metal line 51 is located at the fifth metal layer 45 .
- the first metal line 51 may be located at the fourth metal layer 44 .
- FIG. 5 illustrates another exemplary cross-sectional view of the AA′ of the display panel 100 illustrated in FIG. 1 . As shown in FIG. 5 , the source P 5 of the switch thin film transistor T 2 is located at the fifth metal layer 45 , and the first metal line 51 is located at the fourth metal layer 44 . In this structure, the area occupied by the switch thin film transistor T 2 on the display panel 100 may also be reduced, and high PPI designs of panel 100 may also be achieved.
- the gate P 1 of the drive thin film transistor T 1 may be reused as the drain P 6 of the switch thin film transistor T 2 .
- the drain P 6 of the switch thin film transistor T 2 is electrically connected to the gate P 1 of the drive thin film transistor T 1 .
- the gate P 1 of the drive thin film transistor T 1 is reused as the drain P 6 of the switch thin film transistor T 2
- the drain P 6 is electrically connected to the oxide channel layer 102 of the switch thin film transistor T 2 through a through-hole. Accordingly, a procedure of separately providing a film layer structure for the drain P 6 of the switch thin film transistor T 2 may be avoided. Thus, certain production processes may be omitted, production efficiency may be improved, and the film structure of the display panel 100 may be simplified.
- the display panel 100 also includes a second metal line 52 .
- the second metal line 52 is located at a side of the oxide channel layer 103 of the reset thin film transistor T 3 away from the substrate 10 .
- the second metal line 52 is electrically connected to the oxide channel layer 103 of the reset thin film transistor T 3 through a second through-hole.
- Orthographic projections of the second metal line 52 , and the gate P 7 and the drain P 9 of the reset thin film transistor T 3 on the plane of the base substrate 10 overlap.
- Orthographic projections of the source P 8 and the gate P 7 of the reset thin film transistor T 3 on the plane of the base substrate 10 overlap.
- the second metal line 52 is disposed at a side of the oxide channel layer 103 of the reset thin film transistor T 3 away from the base substrate 10 .
- An orthographic projection of the second metal line 52 on the base substrate overlaps with orthographic projections of the gate P 7 and the drain P 9 of the reset thin film transistor T 3 on the base substrate.
- the second metal line 52 is electrically connected to the oxide channel layer 103 of the reset thin film transistor T 3 through a through-hole.
- a voltage of the source P 8 of the reset thin film transistor T 3 may be transmitted to the second metal line 52 through the oxide channel layer 103 , and further transmitted from the second metal line 52 to the drain P 9 of the reset film transistor T 3 . Accordingly, an electron mobility of the reset thin film transistor T 3 may be increased, and a response rate of the reset thin film transistor T 3 may thus be increased.
- the orthographic projection of the second metal line 52 on the plane of the base substrate 10 covers the drain P 9 of the reset thin film transistor T 3 .
- the improvement of the electron mobility of the switch thin film transistor T 3 by the second metal line 52 is related to the overlapping area between the second metal line 52 and the gate P 7 and the drain P 9 of the reset thin film transistor T 3 .
- a larger overlapping area may result in a more obvious the improvement effect.
- the overlapping area between the second metal line 52 and the drain P 9 of the reset thin film transistor T 3 may be large. Accordingly, the electron mobility of the reset thin film transistor T 3 may be improved, and further, the response rate of the reset thin film transistor T 3 may be increased.
- the second metal line 52 and the source P 8 of the reset thin film transistor T 3 may be located at different film layers.
- the line pitch between adjacent metal lines on the display panel 100 is preferably greater than approximately 3 ⁇ m.
- the second metal line 52 and the source P 8 of the reset thin film transistor T 3 are disposed at different film layers. Accordingly, short circuits between the second metal line 52 and the source P 8 of the reset thin film transistor T 3 may be avoided. Meanwhile, an area occupied by the reset thin film transistor T 3 on the display panel 100 may be reduced, and thus high PPI designs of the display panel 100 may thus be achieved.
- the second metal line 52 is located at the fourth metal layer 44 .
- the source P 8 of the reset thin film transistor T 3 is located at the fifth metal layer 45 and the second metal line 52 is located at the fourth metal layer 44 .
- the second metal line 52 may be located at the fifth metal layer 45 .
- FIG. 6 illustrates another cross-sectional view at cross section AA′ of the display panel 100 illustrated in FIG. 1 . As shown in FIG. 6 , the source P 8 of the reset thin film transistor T 3 is located at the fourth metal layer 44 , and the second metal line 52 is located at the fifth metal layer 45 . Accordingly, an area occupied by the reset thin film transistor T 3 on the display panel 100 may be reduced, and high PPI designs of panel 100 may thus be achieved.
- the drain P 3 of the drive thin film transistor T 1 may be reused as the drain P 9 of the reset thin film transistor T 3 .
- the drain P 9 of the reset thin film transistor T 3 is electrically connected to the drain P 3 of the drive thin film transistor T 1 .
- the drain P 9 is electrically connected to the oxide channel layer 103 of the switch thin film transistor T 3 through a through-hole. Accordingly, a procedure of separately providing a film layer structure for the drain P 9 of the reset thin film transistor T 3 may be avoided. Thus, certain production processes may be omitted, production efficiency may be improved, and the film structure of the display panel 100 may be simplified.
- FIG. 7 illustrates another exemplary cross-sectional view at cross section AA′ of the exemplary display panel illustrated in FIG. 1 .
- the organic light-emitting device L 1 is located at a side of the fourth metal layer 44 away from the base substrate.
- the organic light-emitting device L 1 includes an anode 61 , a light-emitting layer 62 , and a cathode 63 , which are disposed in sequence.
- the anode 61 is coupled to the drain of the drive thin film transistor T 1 .
- FIG. 7 illustrates electrical connection relationships of the drive thin film transistor T 1 , the switch thin film transistor T 2 , the reset thin film transistor T 3 and the organic light-emitting device L 1 .
- a planarization film layer 50 may be formed through an insulating layer, and an organic light-emitting device L 1 may then be formed on the planarization film layer 50 .
- the organic light-emitting device L 1 includes an anode 61 , a light-emitting layer 62 and a cathode 63 , which are disposed in sequence from a side close to the base substrate to a side away from the base substrate.
- the anode 61 is coupled to the drain P 3 of the drive thin film transistor T 1 through a through-hole. As shown in FIG. 7 , the anode 61 is electrically connected to the second metal line 52 through a through-hole. Since the oxide channel layer 103 is thin, the second metal line 52 is electrically connected to the drain P 9 of the reset thin film transistor T 3 . Since the drain P 3 of the drive thin film transistor T 1 is reused as the drain P 9 of the reset thin film transistor T 3 , the anode 61 of the organic light-emitting device L 1 is electrically connected to the drain P 3 of the drive thin film transistor T 1 . Under joint actions of the drive thin film transistor T 1 , the switch thin film transistor T 2 and the reset thin film transistor T 3 , the organic light-emitting device L 1 may normally emit light.
- FIG. 8 illustrates another exemplary cross-sectional view at cross section AA′ of the exemplary display panel illustrated in FIG. 1 .
- the display panel 100 also includes a polysilicon layer 101 located at a side of the first metal layer 41 facing the base substrate 10 .
- Orthographic projections of the gate P 1 , the source P 2 and the drain P 3 of the drive thin film transistor T 1 on the plane of the base substrate cover the polysilicon layer 101 .
- the drive thin film transistor T 1 is embodied as a top gate structure. That is, the gate P 1 of the drive thin film transistor T 1 is located at a side of the polysilicon layer 101 away from the base substrate 10 . In addition, in a direction perpendicular to the base substrate, the polysilicon layer 101 in the drive thin film transistor T 1 is covered by the gate P 1 , the source P 2 , and the drain P 3 of the drive thin film transistor T 1 . The polysilicon layer 101 may generate a current when it is exposed to light, affecting driving functions of the drive thin film transistor T 1 .
- the amount of light reflected to the polysilicon layer 101 may be be greatly reduced. Accordingly, an amount of current generated by the polysilicon layer 101 due to light illumination may be reduced, and the operation reliability of the drive thin film transistor T 1 may thus be improved.
- the oxide channel layer 102 of the switch thin film transistor T 2 and the oxide channel layer 103 of the reset thin film transistor T 3 have a thickness D 1 in a range of approximately 20 nm ⁇ D 1 ⁇ 80 nm.
- the display panel 100 includes the first metal line 51 and the second metal line 52 .
- the first metal line 51 is electrically connected to the drain of the switch thin film transistor T 2 through the oxide channel layer 102 of the switch thin film transistor T 2 .
- the second metal line 52 is electrically connected to the drain of the reset thin film transistor T 3 through the oxide channel layer 103 of the reset thin film transistor T 3 .
- the thickness of the oxide channel layer 102 / 103 is less than approximately 20 nm, fractures may easily occur, and film formation may be difficult.
- the electrical connection relationship between the first metal line 51 and the drain of the switch thin film transistor T 2 may be weakened; and the electrical connection relationship between the second metal line 52 and the drain of the reset thin film transistors T 3 may be weakened.
- the thickness of the oxide channel layer 102 / 103 is in a range of approximately 20 nm ⁇ D 1 ⁇ 80 nm, the switch thin film transistor T 2 and the reset thin film transistor T 3 may have good performances, and the film forming process may be mature.
- FIG. 9 illustrates an exemplary layout of a portion of pixel units in a display panel consistent with the disclosed embodiments.
- FIG. 10 illustrates an exemplary circuit structure corresponding to the pixel units illustrated in FIG. 9 .
- the pixel units 20 form a plurality of pixel unit columns extending in the first direction.
- the pixel unit columns include odd columns and even columns.
- the odd columns and the even columns are alternately arranged in the second direction.
- the first direction intersects the second direction.
- the odd columns and the even columns are misaligned, and a misalignment distance is smaller than a distance between two adjacent pixel units in the first direction.
- a distance between two adjacent pixel units is H
- the misalignment distance between the odd columns and the even columns is h, where 0 ⁇ h ⁇ H.
- each of the switch thin film transistors T 2 is connected to a same data line 32 , and the data line 32 supplies data signals to the pixel units 20 in the odd columns and even columns.
- the adjacent odd columns and even columns may share same data lines 32 .
- the switch thin film transistors T 21 and T 23 in the pixel units 11 and 12 in the odd column, and the switch thin film transistors T 22 and T 24 in the even column are simultaneously electrically connected to a same data line 32 .
- the data line 32 may provide data signals to different pixel units in a time-sharing manner to achieve normal display functions of different pixel units. Since the pixel units of the odd columns and the even columns share the data lines 32 , wiring complexity of the display panel 100 may be simplified, and space utilization ratio of the display panel 100 may be improved.
- At least a portion of the reset signal lines 33 corresponding to the pixel units located in the odd columns are reused as the gate lines 31 corresponding to the pixel units located in the even columns. At least a portion of the gate lines 31 corresponding to the pixel units in the odd columns are reused as the reset signal lines 33 corresponding to the pixel units in the even columns.
- the gate of the switch thin film transistor T 21 in the pixel unit 11 is electrically connected to the gate line 31 .
- the gate line 31 serves as a reset signal line 33 electrically connected to the reset thin film transistor T 32 in the pixel unit 21 .
- the gate of the switch thin film transistor T 23 in the pixel unit 12 is electrically connected to the gate line 31 .
- the gate line 31 serves as a reset signal line 33 electrically connected to the reset thin film transistor T 34 in the pixel unit 22 . Accordingly, by reusing the reset signal line 33 as the gate line 31 and reusing the gate line 31 as the reset signal line 33 , the wiring complexity of the display panel 100 may be simplified, and the space utilization rate of the display panel 100 may thus be improved.
- FIG. 11 illustrates an exemplary operation sequence chart of a display panel consistent with the present disclosure.
- S 1 is an anode reset signal input to the pixel unit 11
- S 2 is a gate signal input to the switch thin film transistor T 21 in the pixel unit 11 and an anode reset signal input to the pixel unit 21
- S 3 is a gate signal input to the switch thin film transistor T 22 in the pixel unit 22 and an anode reset signal input to the pixel unit 12
- S 4 is a gate signal input to the switch thin film transistor T 23 in the pixel unit 12 and an anode reset signal input to the pixel unit 22 .
- period t 1 the reset thin film transistor T 31 in the pixel unit 11 in the odd column is turned on, and a voltage of the anode 61 of the organic light-emitting device L 11 in the pixel unit 11 is reset.
- the switch thin film transistor T 21 in pixel unit 11 in the odd column is turned on, and a data signal is input to the gate of the drive thin film transistor T 11 through the switch thin film transistor T 21 .
- the drive thin film transistor T 11 is then turned on, controlling the organic light-emitting device L 11 in the pixel unit 11 to emit light.
- the gate line 31 in the pixel unit 11 is reused as the reset signal line 34 in the pixel unit 21
- the reset thin film transistor T 32 in in the pixel unit 21 in the even column is turned on, and an anode voltage of the organic light-emitting device L 21 in the pixel unit 21 is reset.
- the switch thin film transistor T 22 in the pixel unit 21 is turned on, and a data signal is input to the gate of the drive thin film transistor T 12 through the switch thin film transistor T 22 .
- the drive thin film transistor T 12 is then turned on, controlling the organic light-emitting device L 21 in the pixel unit 21 to emit light.
- the gate line 31 in the pixel unit 21 is reused as the reset signal line 33 in the pixel unit 12
- the reset thin film transistor T 33 in the pixel unit 12 in the odd column is turned on, and an anode voltage of the organic light-emitting device L 12 in the pixel unit 12 is reset.
- the switch thin film transistor T 23 in the pixel unit 12 is turned on, and a data signal is input to the gate of the drive thin film transistor T 13 through the switch thin film transistor T 23 .
- the drive thin film transistor T 13 is then turned on, controlling the organic light-emitting device L 12 in the pixel unit 12 to emit light.
- the gate line 31 in the pixel unit 12 is reused as the reset signal line 33 in the pixel unit 22
- the reset thin film transistor T 34 in the pixel unit 22 in the even column is turned on, and an anode voltage of the organic light-emitting device L 22 in the pixel unit 22 is reset.
- S 2 n +1 is introduced in the operation sequence chart as a gate signal input to a switch thin film transistor in the last light-emitting pixel unit.
- the drive thin film transistor T 1 may be a PMOS transistor or an NMOS transistor.
- the present disclosure does not limit types of the drive thin film transistor T 1 .
- the sources in the embodiments of the present disclosure refer to electrodes for inputting signals
- the drains in the embodiments of the present disclosure refer to electrodes for outputting signals.
- FIG. 12 illustrates a top view of an exemplary display device 200 consistent with the disclosed embodiments.
- the display device 200 includes a display panel 100 .
- the display panel 100 may be any display panel provided by the embodiments of the present disclosure.
- the display device provided by the present disclosure may be any product or component having a display function, such as a mobile phone, a tablet computer, a television, a display, a notebook computer, a digital photo frame, a navigator, and the like.
- each pixel unit includes a drive thin film transistor, a switch thin film transistor and a reset thin film transistor.
- a drain of the switch thin film transistor is electrically connected to a gate of the drive thin film transistor, and a drain of the reset thin film transistor is electrically connected to a drain of the drive thin film transistor.
- a source and the drain of the switch thin film transistor are respectively located at two sides of a gate of the switch thin film transistor; and a source and the drain of the reset thin film transistor are disposed at two sides of a gate of the reset thin film transistor.
Abstract
Description
- This application claims priority of Chinese Patent Application No. 201910149465.6, filed on Feb. 28, 2019, the entire content of which is hereby incorporated by reference.
- The present disclosure generally relates to the field of display technology and, more particularly, relates to display panels and display devices.
- With development of science and technology, display devices with display panels have become more widely used, and people's requirements for display panels have become more diverse. Conventional performance parameters of a display panel, such as large size, high definition and the like, may not fully satisfy people's requirements, and people may have a higher requirement for Pixels Per Inch (PPI) of a display panel.
- The PPI of a display panel is a unit of image resolution, indicating a number of pixels per inch of the display panel. When the PPI of a display panel reaches a certain value, human eyes may not distinguish graininess. In the prior art, to achieve normal light-emitting of pixels, a series of circuit structures may be introduced in a display panel, and spaces occupied by the circuit structures may directly influence the PPI. Accordingly, how to realize high PPI designs of display panels is one of technical problems that urgently need to be solved.
- The disclosed methods and structures are directed to solve one or more problems set forth above and other problems in the art.
- One aspect of the present disclosure includes a display panel. The display panel includes a base substrate and a plurality of pixel units disposed on the base substrate. Each of the pixel units includes a drive thin film transistor, a switch thin film transistor, a reset thin film transistor, and an organic light-emitting device. In a direction perpendicular to a plane of the base substrate, a source and a drain of the switch thin film transistor are respectively located at two sides of a gate of the switch thin film transistor, and a source and a drain of the reset thin film transistor are respectively located at two sides of a gate of the reset film the transistor. The drain of the switch thin film transistor is electrically connected to a gate of the drive thin film transistor, and the drain of the reset thin film transistor is electrically connected to a drain of the drive thin film transistor. The drain of the drive thin film transistor is coupled to the organic light-emitting device.
- Another aspect of the present disclosure includes a display device. The display device includes a display panel including a base substrate and a plurality of pixel units disposed on the base substrate. Each of the pixel units includes a drive thin film transistor, a switch thin film transistor, a reset thin film transistor, and an organic light-emitting device. In a direction perpendicular to a plane of the base substrate, a source and a drain of the switch thin film transistor are respectively located at two sides of a gate of the switch thin film transistor, and a source and a drain of the reset thin film transistor are respectively located at two sides of a gate of the reset film the transistor. The drain of the switch thin film transistor is electrically connected to a gate of the drive thin film transistor, and the drain of the reset thin film transistor is electrically connected to a drain of the drive thin film transistor. The drain of the drive thin film transistor is coupled to the organic light-emitting device.
- Other aspects of the present disclosure can be understood by those skilled in the art in light of the description, the claims, and the drawings of the present disclosure.
- The following drawings are merely examples for illustrative purposes according to various disclosed embodiments and are not intended to limit the scope of the present disclosure.
-
FIG. 1 illustrates a top view of an exemplary display panel consistent with the disclosed embodiments; -
FIG. 2 illustrates is an exemplary cross-sectional view at cross section AA′ of the exemplary display panel illustrated inFIG. 1 , consistent with the disclosed embodiments; -
FIG. 3 illustrates an exemplary circuit of a pixel unit in a display panel consistent with the disclosed embodiments; -
FIG. 4 illustrates an exemplary circuit structure of a pixel unit in a display panel consistent with the disclosed embodiments; -
FIG. 5 illustrates another exemplary cross-sectional view at cross section AA′ of the exemplary display panel illustrated inFIG. 1 , consistent with the disclosed embodiments; -
FIG. 6 illustrates another exemplary cross-sectional view at cross section AA′ of the exemplary display panel illustrated inFIG. 1 , consistent with the disclosed embodiments; -
FIG. 7 illustrates another exemplary cross-sectional view at cross section AA′ of the exemplary display panel illustrated inFIG. 1 , consistent with the disclosed embodiments; -
FIG. 8 illustrates another exemplary cross-sectional view at cross section AA′ of the exemplary display panel illustrated inFIG. 1 , consistent with the disclosed embodiments; -
FIG. 9 illustrates an exemplary layout of a portion of pixel units in a display panel consistent with the disclosed embodiments; -
FIG. 10 illustrates an exemplary circuit structure corresponding to the pixel units illustrated inFIG. 9 consistent with the disclosed embodiments; -
FIG. 11 illustrates an exemplary operation sequence chart of a display panel, consistent with the disclosed embodiments; and -
FIG. 12 illustrates a top view of an exemplary display device consistent with the disclosed embodiments. - To make the objectives, technical solutions and advantages of the present disclosure more clear and explicit, the present disclosure is described in further detail with accompanying drawings and embodiments. It should be understood that the specific exemplary embodiments described herein are only for explaining the present disclosure and are not intended to limit the present disclosure.
- Reference will now be made in detail to exemplary embodiments of the present disclosure, which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts.
- It should be noted that relative arrangements of components and steps, numerical expressions and numerical values set forth in exemplary embodiments are for illustration purpose only and are not intended to limit the present disclosure unless otherwise specified. Techniques, methods and apparatus known to the skilled in the relevant art may not be discussed in detail, but these techniques, methods and apparatus should be considered as a part of the specification, where appropriate.
- A PPI of a display panel is a unit of image resolution, indicating a number of pixels per inch of the display panel. When the PPI of a display panel reaches a certain value, human eyes may not distinguish graininess. In the prior art, to achieve normal light-emitting of pixels, a series of circuit structures may be introduced in a display panel, and spaces occupied by the circuit structures may directly influence the PPI. Accordingly, how to realize high PPI designs of display panels is one of technical problems that urgently need to be solved.
- The present disclosure provides a display panel and a display device. Sources and drains of a switch thin film transistor and a reset thin film transistor are disposed at two sides of gates, and thus areas occupied by the switch thin film transistor and the reset thin film transistor on the display panel may be reduced. Areas saved may be used for disposing more pixel units, and high PPI designs of the display panel and the display device may thus be realized.
- The present disclosure provides a display panel, including a base substrate and a plurality of pixel units disposed on the base substrate. Each of the pixel units includes a drive thin film transistor, a switch thin film transistor, a reset thin film transistor, and an organic light-emitting device.
- In a direction perpendicular to a plane of the base substrate, the source and the drain of the switch thin film transistor are respectively located at two sides of the gate of the switch thin film transistor. The source and the drain of the reset thin film transistor are respectively located at two sides of the gate of the reset film the transistor. A drain of the switch thin film transistor is electrically connected to the gate of the drive thin film transistor. A drain of the reset thin film transistor is electrically connected to a drain of the drive thin film transistor. The drain of the drive thin film transistor is coupled to the organic light-emitting device.
-
FIG. 1 illustrates a top view of an exemplary display panel consistent with the disclosed embodiments.FIG. 2 illustrates is an exemplary cross-sectional view at cross section AA′ of the exemplary display panel illustrated inFIG. 1 .FIG. 3 illustrates an exemplary circuit of a pixel unit in a display panel consistent with the disclosed embodiments. - Referring to
FIG. 1 toFIG. 3 , adisplay panel 100 provided by the present disclosure includes a plurality ofpixel units 20. Each of thepixel units 20 includes a drive thin film transistor T1, a switch thin film transistor T2, a reset thin film transistor T3, and an organic light-emitting device L1. To operate thepixel unit 20, referring toFIG. 3 , firstly the reset thin film transistor T3 is turned on, the switch thin film transistor T2 and driving the thin film transistor T1 are turned off, and signals of an anode of the organic light-emitting device L1 is reset. Next, the reset thin film transistor T3 is turned off, and the switch thin film transistor T2 is turned on. A data signal Vdata is transmitted to a gate of the drive thin film transistor T1 through the switch thin film transistor T2. The drive thin film transistor T1 is then turn on, driving the organic light-emitting device L1 in thepixel unit 20 to emit light. - Referring to
FIG. 2 andFIG. 3 , a drain P6 of the switch thin film transistor T2 is electrically connected to a gate P1 of the drive thin film transistor T1; and a drain P9 of the reset thin film transistor T3 is electrically connected to a drain P3 of the drive thin film transistor T1. Moreover, a source P5 and the drain P6 of the switch thin film transistor T2 are respectively located at two sides of a gate P4 of the switch thin film transistor T2; and a source P8 and the drain P9 of the reset thin film transistor T3 are also respectively located at the two sides of a gate P7 of the reset thin film transistor T3. It should be noted that the two sides of the gate P4 or the two sides of the gate P7 mentioned in the present disclosure refers to two sides in a stacking direction of film layers. - Accordingly, electrical connection between the drain P6 of the switch thin film transistor T2 and the gate P1 of the drive thin film transistor T1 may be realized through a through-hole, and no bridges are needed. Meanwhile, electrical connection between the drain P9 of the reset thin film transistor T3 and the drain P3 of the drive thin film transistor T1 may be realized through a through-hole, and no bridges are needed. In this way, areas occupied by the switching transistor T2 and the reset thin film transistor T3 on the
display panel 100 may be reduced, and a certain space of thedisplay panel 100 may be saved. The saved space of thedisplay panel 100 may be used for disposingmore pixel units 20. Accordingly, high PPI designs of thedisplay panel 100 may be realized, and resolution of thedisplay panel 100 may be improved. Thus, displayed images may be more fine and clear, and image-display quality of thedisplay panel 100 may be improved. - In the
display panel 100 shown inFIG. 1 ,gate lines 31 anddata lines 32 intersect, defining a plurality ofpixel units 20. It should be noted that,FIG. 1 is for illustrative purposes only, and does not represent actual sizes and numbers of the gate lines 31, the data lines 32 and thepixel units 20. The cross-sectional view shown inFIG. 2 only schematically illustrates relative positional relationships between film layers, and does not represent actual structures and sizes of the film layers. - In one embodiment, in the
display panel 100, the switch thin film transistor T2 and the reset thin film transistor T3 may be oxide thin film transistors, and the drive thin film transistor T1 may be a low temperature polysilicon thin film transistor. - For example, when oxide thin film transistors are used as the switch thin film transistor T2 and the reset thin film transistor T3, the switch thin film transistor T2 and the reset thin film transistor T3 may have a low electron mobility and a small leakage. Accordingly, the resolution of the
display panel 100 may be improved, images of thedisplay panel 100 may be realistic, and a refresh rate of thedisplay panel 100 may be high. Meanwhile, light transmittance rate may be improved, and energy consumption may be reduced. When a low-temperature polysilicon thin film transistor is used as the drive thin film transistor T1, the drive thin film transistor T1 may have high electron mobility, fast response speed, high integration, low power consumption and strong anti-light interference capability. - In the present disclosure, the switch thin film transistor T2 and the reset thin film transistor T3 are oxide thin film transistors. The sources and drains of the switch thin film transistor T2 and the reset thin film transistor T3 are respectively located at two sides of the gates. Accordingly, the resolution of the
display panel 100 may be improved, and image display effect of thedisplay panel 100 may thus be improved. -
FIG. 4 illustrates an exemplary circuit structure of thepixel unit 20 in thedisplay panel 100 consistent with the disclosed embodiments. Thedisplay panel 100 also includes a plurality ofgate lines 31, a plurality ofdata lines 32, a plurality ofreset signal lines 33, and a plurality of power signal lines 34, which are insulated from each other. - The gate of each switch thin film transistor T2 is connected to the
gate line 31, and the source of each switch thin film transistor T2 is connected to thedata line 32. The source of each drive thin film transistor T1 is connected to thepower signal line 34. The gate of each reset thin film transistor T3 is connected to thereset signal line 33, and the source of each reset thin film transistor T3 is connected to reset voltage signals. - For example, in the
display panel 100, the gate of the switch thin film transistor T2 is connected to thegate line 31, receiving gate control signals transmitted through thegate line 31, and turns the switch thin film transistor T2 on or off under control of the gate control signals. The source of the switch thin film transistor T2 is connected to thedata line 32, and the drain of the switch thin film transistor T2 is connected to the gate of the drive thin film transistor T1. When the switch thin film transistor T2 is turned on, data signals in thedata line 32 is transmitted to the drive thin film transistor T1 through the switch thin film transistor T2, and the drive thin film transistor T1 is then turned on. Power supply signals in thepower signal line 34 is then transmitted to the organic light-emitting device L1 to make the organic light-emitting device L1 to emit light. The source of the reset thin film transistor T3 is connected to reset voltage signals. Before scanning apixel unit 20, the reset thin film transistor T3 is first turned on, and the reset voltage signal is then sent to the organic light-emitting device L1. Then, the organic light-emitting device L1 is reset to an initial state to prevent display data of a previous frame from affecting display of a current frame. - In one embodiment, referring to
FIG. 2 , thedisplay panel 100 also includes a low temperature polysilicon channel layer, afirst metal layer 41, asecond metal layer 42, athird metal layer 43, anoxide channel layer 102/103, afourth metal layer 44, and afifth metal layer 45, which are disposed in sequence on the base substrate in a direction perpendicular to the base substrate. - The gate P1 of the drive thin film transistor T1 is located at the
first metal layer 41, and the source P2 and the drain P3 of the drive thin film transistor T1 are located at thesecond metal layer 42. The gate P4 of the switch thin film transistor T2 and the gate P7 of the reset thin film transistor T3 are located at thethird metal layer 43, and the source P5 of the switch thin film transistor T2 is located at thefourth metal layer 44. The source P8 of the reset thin film transistor T3 is located at thefifth metal layer 45. The drain P6 of the switch thin film transistor T2 is located between in theoxide channel layer 102 and thebase substrate 10. The drain P9 of the reset thin film transistor T3 is located between theoxide channel layer 103 and thefirst metal layer 41. - For example, in the
display panel 100, the drive thin film transistor T1, the switch thin film transistor T2, and the reset thin film transistor T3 are simultaneously introduced in thepixel unit 20.FIG. 2 shows exemplary layer arrangement relationships of film layers of the three transistors. The drive thin film transistor T1 is disposed at a side closest to the base substrate, that is, the low temperature polysilicon channel layer. The gate P1 is located at thefirst metal layer 41, and the source P2 and the drain P3 are located at thesecond metal layer 42. The switch thin film transistor T2 and the reset thin film transistor T3 are respectively located at a side of the drive thin film transistor T1 away from the base substrate. The gate P4 of the switch thin film transistor T2 and the gate P7 of the reset thin film transistor T3 are located at thethird metal layer 43. The source P5 of the switch thin film transistor T2 is located at thefourth metal layer 44, and the drain P6 of the switch thin film transistor T2 is located between theoxide channel layer 102 and thesubstrate 10. The source P8 of the reset thin film transistor T3 is located at thefifth metal layer 45, and the drain P9 of the reset thin film transistor T3 is located between theoxide channel layer 103 and thefirst metal layer 41. - As such, the sources of the switch thin film transistor T2 and the reset thin film transistor T3 are disposed at a side of the
oxide channel layer 102/103 away from the base substrate, and the drains are disposed at a side of theoxide channel layer 102/103 close to the base substrate. Bridge structures for electrically connecting the switch thin film transistor T2 and the reset thin film transistor T3, respectively, with the drive thin film transistor T1 may be avoided. Accordingly, areas occupied by the switch thin film transistor T2 and the reset thin film transistor T3 on thedisplay panel 100 may be reduced, and high PPI designs of thedisplay panel 100 may be realized. - It should be noted that, in the embodiment shown in
FIG. 2 , each of the metal layers is separated by insulating layers.FIG. 2 shows an exemplary film layer stack structure integrating three transistors, including the drive thin film transistor T1, the switch thin film transistor T2, and the reset thin film transistor T3. In some other embodiments, the three transistors may have other film layer stack structures. The present disclosure does not limit film layer stack structures of the three transistors. - In one embodiment, referring to
FIG. 2 , thedisplay panel 100 also includes afirst metal line 51. Thefirst metal line 51 is located at a side of theoxide channel layer 102 of the switch thin film transistor T2 away from thebase substrate 10. - The
first metal line 51 is electrically connected to theoxide channel layer 102 of the switch thin film transistor T2 through a first through-hole. Orthographic projections of thefirst metal line 51 and the gate P4 and the drain P6 of the switch thin film transistor T2 on the plane of thebase substrate 10 overlap. Orthographic projections of the source P5 and the gate P4 of the switch thin film transistor T2 on the plane of the substrate overlap. - For example, referring to
FIG. 2 , thefirst metal line 51 is disposed at a side of the oxide channel layer of the thin film transistor T2 away from thebase substrate 10. The orthographic projection of thefirst metal line 51 on the base substrate overlaps with the orthographic projections of the gate P4 and the drain P6 of the switch thin film transistor T2 on the base substrate. Thefirst metal line 51 is electrically connected to theoxide channel layer 102 of the switch thin film transistor T2 through a through-hole. In this configuration, a voltage of the source P5 of the switch thin film transistor T2 may be transmitted to thefirst metal line 51 through theoxide channel layer 102, and further transmitted from thefirst metal line 51 to the drain P6 of the switch thin film transistor T2. Accordingly, an electron mobility of the switch thin film transistor T2 may be increased, and thus a response rate of the switch thin film transistor T2 may be improved. - In one embodiment, referring to
FIG. 2 , in thedisplay panel 100, the orthographic projection of thefirst metal line 51 on the plane of thebase substrate 10 covers the orthographic projection of the drain P6 of the switch thin film transistor T2 on the plane of thebase substrate 10. Generally, after thefirst metal line 51 is introduced, improvement of the electron mobility of the switch thin film transistor T2 by thefirst metal line 51 is related to the overlapping area between thefirst metal line 51 and the gate P4 and the drain P6 of the switch thin film transistor T2. A larger overlapping area may result in a more obvious improvement effect. In the present disclosure, the drain P6 of the switch thin film transistor T2 is covered by thefirst metal line 51, and the overlapping area between thefirst metal line 51 and the drain P6 of the switch thin film transistor T2 may be large. Accordingly, the electron mobility of the switch thin film transistor T2 may be improved, and the response rate of the switch thin film transistor T2 may thus be increased. - In one embodiment, referring to
FIG. 2 , thefirst metal line 51 and the source P5 of the switch thin film transistor T2 may be located at different film layers. - For example, in consideration of film layer process problems, a line pitch between adjacent metal lines on the
display panel 100 is preferably greater than proximately 3 μm. To ensure process feasibility, in the embodiment shown inFIG. 2 , when thefirst metal line 51 and the source P5 of the switch thin film transistor T2 are disposed in different film layers, short circuits between thefirst metal line 51 and the source P5 may be avoided. Meanwhile, the area occupied by the switch thin film transistor T2 on thedisplay panel 100 may also be reduced, and high PPI designs of thedisplay panel 100 may be achieved. - In one embodiment, the
first metal line 51 is located at thefifth metal layer 45. As shown inFIG. 2 , the source of the switch thin film transistor T2 is located at thefourth metal layer 44 and thefirst metal line 51 is located at thefifth metal layer 45. - In some other embodiments, the
first metal line 51 may be located at thefourth metal layer 44.FIG. 5 illustrates another exemplary cross-sectional view of the AA′ of thedisplay panel 100 illustrated inFIG. 1 . As shown inFIG. 5 , the source P5 of the switch thin film transistor T2 is located at thefifth metal layer 45, and thefirst metal line 51 is located at thefourth metal layer 44. In this structure, the area occupied by the switch thin film transistor T2 on thedisplay panel 100 may also be reduced, and high PPI designs ofpanel 100 may also be achieved. - In one embodiment, referring to
FIG. 2 , in thedisplay panel 100, the gate P1 of the drive thin film transistor T1 may be reused as the drain P6 of the switch thin film transistor T2. - For example, the drain P6 of the switch thin film transistor T2 is electrically connected to the gate P1 of the drive thin film transistor T1. When the gate P1 of the drive thin film transistor T1 is reused as the drain P6 of the switch thin film transistor T2, the drain P6 is electrically connected to the
oxide channel layer 102 of the switch thin film transistor T2 through a through-hole. Accordingly, a procedure of separately providing a film layer structure for the drain P6 of the switch thin film transistor T2 may be avoided. Thus, certain production processes may be omitted, production efficiency may be improved, and the film structure of thedisplay panel 100 may be simplified. - In one embodiment, referring to
FIG. 2 , thedisplay panel 100 also includes asecond metal line 52. Thesecond metal line 52 is located at a side of theoxide channel layer 103 of the reset thin film transistor T3 away from thesubstrate 10. Thesecond metal line 52 is electrically connected to theoxide channel layer 103 of the reset thin film transistor T3 through a second through-hole. Orthographic projections of thesecond metal line 52, and the gate P7 and the drain P9 of the reset thin film transistor T3 on the plane of thebase substrate 10 overlap. Orthographic projections of the source P8 and the gate P7 of the reset thin film transistor T3 on the plane of thebase substrate 10 overlap. - For example, referring to
FIG. 2 , thesecond metal line 52 is disposed at a side of theoxide channel layer 103 of the reset thin film transistor T3 away from thebase substrate 10. An orthographic projection of thesecond metal line 52 on the base substrate overlaps with orthographic projections of the gate P7 and the drain P9 of the reset thin film transistor T3 on the base substrate. Thesecond metal line 52 is electrically connected to theoxide channel layer 103 of the reset thin film transistor T3 through a through-hole. In this structure, a voltage of the source P8 of the reset thin film transistor T3 may be transmitted to thesecond metal line 52 through theoxide channel layer 103, and further transmitted from thesecond metal line 52 to the drain P9 of the reset film transistor T3. Accordingly, an electron mobility of the reset thin film transistor T3 may be increased, and a response rate of the reset thin film transistor T3 may thus be increased. - In one embodiment, referring to
FIG. 2 , the orthographic projection of thesecond metal line 52 on the plane of thebase substrate 10 covers the drain P9 of the reset thin film transistor T3. Generally, after thesecond metal line 52 is introduced, the improvement of the electron mobility of the switch thin film transistor T3 by thesecond metal line 52 is related to the overlapping area between thesecond metal line 52 and the gate P7 and the drain P9 of the reset thin film transistor T3. A larger overlapping area may result in a more obvious the improvement effect. In the present disclosure, after the drain P9 of the reset thin film transistor T3 is covered by thesecond metal line 52, the overlapping area between thesecond metal line 52 and the drain P9 of the reset thin film transistor T3 may be large. Accordingly, the electron mobility of the reset thin film transistor T3 may be improved, and further, the response rate of the reset thin film transistor T3 may be increased. - In one embodiment, the
second metal line 52 and the source P8 of the reset thin film transistor T3 may be located at different film layers. - For example, in consideration of film layer process problems, the line pitch between adjacent metal lines on the
display panel 100 is preferably greater than approximately 3 μm. To ensure process feasibility, in the embodiment shown inFIG. 2 , thesecond metal line 52 and the source P8 of the reset thin film transistor T3 are disposed at different film layers. Accordingly, short circuits between thesecond metal line 52 and the source P8 of the reset thin film transistor T3 may be avoided. Meanwhile, an area occupied by the reset thin film transistor T3 on thedisplay panel 100 may be reduced, and thus high PPI designs of thedisplay panel 100 may thus be achieved. - In one embodiment, the
second metal line 52 is located at thefourth metal layer 44. As shown inFIG. 2 , the source P8 of the reset thin film transistor T3 is located at thefifth metal layer 45 and thesecond metal line 52 is located at thefourth metal layer 44. - In some other embodiments, the
second metal line 52 may be located at thefifth metal layer 45.FIG. 6 illustrates another cross-sectional view at cross section AA′ of thedisplay panel 100 illustrated inFIG. 1 . As shown inFIG. 6 , the source P8 of the reset thin film transistor T3 is located at thefourth metal layer 44, and thesecond metal line 52 is located at thefifth metal layer 45. Accordingly, an area occupied by the reset thin film transistor T3 on thedisplay panel 100 may be reduced, and high PPI designs ofpanel 100 may thus be achieved. - In one embodiment, referring to
FIG. 6 , the drain P3 of the drive thin film transistor T1 may be reused as the drain P9 of the reset thin film transistor T3. - For example, the drain P9 of the reset thin film transistor T3 is electrically connected to the drain P3 of the drive thin film transistor T1. When the drain P3 of the drive thin film transistor T1 is reused as the drain P9 of the reset thin film transistor T3, the drain P9 is electrically connected to the
oxide channel layer 103 of the switch thin film transistor T3 through a through-hole. Accordingly, a procedure of separately providing a film layer structure for the drain P9 of the reset thin film transistor T3 may be avoided. Thus, certain production processes may be omitted, production efficiency may be improved, and the film structure of thedisplay panel 100 may be simplified. -
FIG. 7 illustrates another exemplary cross-sectional view at cross section AA′ of the exemplary display panel illustrated inFIG. 1 . As shown inFIG. 7 , the organic light-emitting device L1 is located at a side of thefourth metal layer 44 away from the base substrate. The organic light-emitting device L1 includes ananode 61, a light-emittinglayer 62, and acathode 63, which are disposed in sequence. Theanode 61 is coupled to the drain of the drive thin film transistor T1. - For example,
FIG. 7 illustrates electrical connection relationships of the drive thin film transistor T1, the switch thin film transistor T2, the reset thin film transistor T3 and the organic light-emitting device L1. At a side of thefourth metal layer 44 and thefifth metal layer 45 away from the base substrate, aplanarization film layer 50 may be formed through an insulating layer, and an organic light-emitting device L1 may then be formed on theplanarization film layer 50. The organic light-emitting device L1 includes ananode 61, a light-emittinglayer 62 and acathode 63, which are disposed in sequence from a side close to the base substrate to a side away from the base substrate. - In the structure shown in
FIG. 7 , theanode 61 is coupled to the drain P3 of the drive thin film transistor T1 through a through-hole. As shown inFIG. 7 , theanode 61 is electrically connected to thesecond metal line 52 through a through-hole. Since theoxide channel layer 103 is thin, thesecond metal line 52 is electrically connected to the drain P9 of the reset thin film transistor T3. Since the drain P3 of the drive thin film transistor T1 is reused as the drain P9 of the reset thin film transistor T3, theanode 61 of the organic light-emitting device L1 is electrically connected to the drain P3 of the drive thin film transistor T1. Under joint actions of the drive thin film transistor T1, the switch thin film transistor T2 and the reset thin film transistor T3, the organic light-emitting device L1 may normally emit light. -
FIG. 8 illustrates another exemplary cross-sectional view at cross section AA′ of the exemplary display panel illustrated inFIG. 1 . As shown inFIG. 8 , thedisplay panel 100 also includes apolysilicon layer 101 located at a side of thefirst metal layer 41 facing thebase substrate 10. Orthographic projections of the gate P1, the source P2 and the drain P3 of the drive thin film transistor T1 on the plane of the base substrate cover thepolysilicon layer 101. - For example, referring to
FIG. 8 , in thedisplay panel 100, the drive thin film transistor T1 is embodied as a top gate structure. That is, the gate P1 of the drive thin film transistor T1 is located at a side of thepolysilicon layer 101 away from thebase substrate 10. In addition, in a direction perpendicular to the base substrate, thepolysilicon layer 101 in the drive thin film transistor T1 is covered by the gate P1, the source P2, and the drain P3 of the drive thin film transistor T1. Thepolysilicon layer 101 may generate a current when it is exposed to light, affecting driving functions of the drive thin film transistor T1. When thepolysilicon layer 101 is covered by the gate electrode P1, the source P2, and the drain P3, the amount of light reflected to thepolysilicon layer 101 may be be greatly reduced. Accordingly, an amount of current generated by thepolysilicon layer 101 due to light illumination may be reduced, and the operation reliability of the drive thin film transistor T1 may thus be improved. - In one embodiment, in the
display panel 100, theoxide channel layer 102 of the switch thin film transistor T2 and theoxide channel layer 103 of the reset thin film transistor T3 have a thickness D1 in a range of approximately 20 nm≤D1≤80 nm. - For example, referring to
FIG. 2 , thedisplay panel 100 includes thefirst metal line 51 and thesecond metal line 52. Thefirst metal line 51 is electrically connected to the drain of the switch thin film transistor T2 through theoxide channel layer 102 of the switch thin film transistor T2. Thesecond metal line 52 is electrically connected to the drain of the reset thin film transistor T3 through theoxide channel layer 103 of the reset thin film transistor T3. When the thickness of theoxide channel layer 102/103 is less than approximately 20 nm, fractures may easily occur, and film formation may be difficult. When the thickness of theoxide channel layer 102/103 is larger than approximately 80 nm, the electrical connection relationship between thefirst metal line 51 and the drain of the switch thin film transistor T2 may be weakened; and the electrical connection relationship between thesecond metal line 52 and the drain of the reset thin film transistors T3 may be weakened. When the thickness of theoxide channel layer 102/103 is in a range of approximately 20 nm≤D1≤80 nm, the switch thin film transistor T2 and the reset thin film transistor T3 may have good performances, and the film forming process may be mature. -
FIG. 9 illustrates an exemplary layout of a portion of pixel units in a display panel consistent with the disclosed embodiments.FIG. 10 illustrates an exemplary circuit structure corresponding to the pixel units illustrated inFIG. 9 . Referring toFIG. 9 andFIG. 10 , thepixel units 20 form a plurality of pixel unit columns extending in the first direction. The pixel unit columns include odd columns and even columns. The odd columns and the even columns are alternately arranged in the second direction. The first direction intersects the second direction. - In the first direction, the odd columns and the even columns are misaligned, and a misalignment distance is smaller than a distance between two adjacent pixel units in the first direction. For example, as shown in
FIG. 9 , in the first direction, a distance between two adjacent pixel units is H, and the misalignment distance between the odd columns and the even columns is h, where 0<h<H. - In one embodiment, in at least a portion of the adjacent odd columns and even columns, each of the switch thin film transistors T2 is connected to a
same data line 32, and thedata line 32 supplies data signals to thepixel units 20 in the odd columns and even columns. - For example, referring to
FIG. 9 andFIG. 10 , when the odd columns and the even columns formed by thepixel units 20 are misaligned, the adjacent odd columns and even columns may share same data lines 32. For example, as shown inFIG. 10 , the switch thin film transistors T21 and T23 in thepixel units same data line 32. Thedata line 32 may provide data signals to different pixel units in a time-sharing manner to achieve normal display functions of different pixel units. Since the pixel units of the odd columns and the even columns share the data lines 32, wiring complexity of thedisplay panel 100 may be simplified, and space utilization ratio of thedisplay panel 100 may be improved. - In one embodiment, referring to
FIG. 9 andFIG. 10 , at least a portion of thereset signal lines 33 corresponding to the pixel units located in the odd columns are reused as the gate lines 31 corresponding to the pixel units located in the even columns. At least a portion of the gate lines 31 corresponding to the pixel units in the odd columns are reused as thereset signal lines 33 corresponding to the pixel units in the even columns. - For example, referring to
FIG. 9 andFIG. 10 , the gate of the switch thin film transistor T21 in thepixel unit 11 is electrically connected to thegate line 31. At a same time, thegate line 31 serves as areset signal line 33 electrically connected to the reset thin film transistor T32 in thepixel unit 21. The gate of the switch thin film transistor T23 in thepixel unit 12 is electrically connected to thegate line 31. At a same time, thegate line 31 serves as areset signal line 33 electrically connected to the reset thin film transistor T34 in thepixel unit 22. Accordingly, by reusing thereset signal line 33 as thegate line 31 and reusing thegate line 31 as thereset signal line 33, the wiring complexity of thedisplay panel 100 may be simplified, and the space utilization rate of thedisplay panel 100 may thus be improved. - An operation sequence of each
pixel unit 20 is described below with reference toFIG. 9 ,FIG. 10 andFIG. 11 .FIG. 11 illustrates an exemplary operation sequence chart of a display panel consistent with the present disclosure. InFIG. 11 , S1 is an anode reset signal input to thepixel unit 11, and S2 is a gate signal input to the switch thin film transistor T21 in thepixel unit 11 and an anode reset signal input to thepixel unit 21. S3 is a gate signal input to the switch thin film transistor T22 in thepixel unit 22 and an anode reset signal input to thepixel unit 12. S4 is a gate signal input to the switch thin film transistor T23 in thepixel unit 12 and an anode reset signal input to thepixel unit 22. - In period t1, the reset thin film transistor T31 in the
pixel unit 11 in the odd column is turned on, and a voltage of theanode 61 of the organic light-emitting device L11 in thepixel unit 11 is reset. - In period t2, the switch thin film transistor T21 in
pixel unit 11 in the odd column is turned on, and a data signal is input to the gate of the drive thin film transistor T11 through the switch thin film transistor T21. The drive thin film transistor T11 is then turned on, controlling the organic light-emitting device L11 in thepixel unit 11 to emit light. Meanwhile, since thegate line 31 in thepixel unit 11 is reused as thereset signal line 34 in thepixel unit 21, the reset thin film transistor T32 in in thepixel unit 21 in the even column is turned on, and an anode voltage of the organic light-emitting device L21 in thepixel unit 21 is reset. - In period t3, the switch thin film transistor T22 in the
pixel unit 21 is turned on, and a data signal is input to the gate of the drive thin film transistor T12 through the switch thin film transistor T22. The drive thin film transistor T12 is then turned on, controlling the organic light-emitting device L21 in thepixel unit 21 to emit light. Meanwhile, since thegate line 31 in thepixel unit 21 is reused as thereset signal line 33 in thepixel unit 12, the reset thin film transistor T33 in thepixel unit 12 in the odd column is turned on, and an anode voltage of the organic light-emitting device L12 in thepixel unit 12 is reset. - In period t4, the switch thin film transistor T23 in the
pixel unit 12 is turned on, and a data signal is input to the gate of the drive thin film transistor T13 through the switch thin film transistor T23. The drive thin film transistor T13 is then turned on, controlling the organic light-emitting device L12 in thepixel unit 12 to emit light. Meanwhile, since thegate line 31 in thepixel unit 12 is reused as thereset signal line 33 in thepixel unit 22, the reset thin film transistor T34 in thepixel unit 22 in the even column is turned on, and an anode voltage of the organic light-emitting device L22 in thepixel unit 22 is reset. - As shown in
FIG. 11 , since a separate gate line is ultimately required to control a last light-emitting pixel unit to emit light, S2 n+1 is introduced in the operation sequence chart as a gate signal input to a switch thin film transistor in the last light-emitting pixel unit. - By cycling the steps in the operation sequence chart shown in
FIG. 11 , normal display of thedisplay panel 100 may be achieved. - In one embodiment, in the
display panel 100, the drive thin film transistor T1 may be a PMOS transistor or an NMOS transistor. The present disclosure does not limit types of the drive thin film transistor T1. - It should be noted that, for the switch thin film transistors, the drive thin film transistors, and the reset thin film transistors, the sources in the embodiments of the present disclosure refer to electrodes for inputting signals, and the drains in the embodiments of the present disclosure refer to electrodes for outputting signals.
- The present disclosure also provides a display device.
FIG. 12 illustrates a top view of anexemplary display device 200 consistent with the disclosed embodiments. Thedisplay device 200 includes adisplay panel 100. Thedisplay panel 100 may be any display panel provided by the embodiments of the present disclosure. The display device provided by the present disclosure may be any product or component having a display function, such as a mobile phone, a tablet computer, a television, a display, a notebook computer, a digital photo frame, a navigator, and the like. - As disclosed, the technical solutions of the present disclosure have the following advantages.
- In a display panel and a display device provided by the present disclosure, each pixel unit includes a drive thin film transistor, a switch thin film transistor and a reset thin film transistor. A drain of the switch thin film transistor is electrically connected to a gate of the drive thin film transistor, and a drain of the reset thin film transistor is electrically connected to a drain of the drive thin film transistor. A source and the drain of the switch thin film transistor are respectively located at two sides of a gate of the switch thin film transistor; and a source and the drain of the reset thin film transistor are disposed at two sides of a gate of the reset thin film transistor. No bridge is needed for electrically connecting the drain of the switch thin film transistor and the gate of the drive thin film transistor; and no bridge is needed for electrically connecting the drain of the reset thin film transistor and the drain of the drive thin film transistor. As such, areas occupied by the switch thin film transistor and the reset thin film transistor on the display panel may be reduced, and the display panel may thus be provided with more pixel units. Accordingly, high PPI designs of the display panel and the display device may be achieved, and further, resolutions of the display panel and the display device may be improved, and displayed images may be fine and clear.
- The embodiments disclosed herein are exemplary only and not limiting the scope of this disclosure. Various combinations, alternations, modifications, or equivalents to the technical solutions of the disclosed embodiments can be obvious to those skilled in the art and can be included in this disclosure. Without departing from the spirit and scope of this disclosure, such other modifications, equivalents, or improvements to the disclosed embodiments are intended to be encompassed within the scope of the present disclosure.
Claims (20)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910149465.6 | 2019-02-28 | ||
CN201910149465.6A CN109742131B (en) | 2019-02-28 | 2019-02-28 | Display panel and display device |
CN201910149465 | 2019-02-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
US10741626B1 US10741626B1 (en) | 2020-08-11 |
US20200279899A1 true US20200279899A1 (en) | 2020-09-03 |
Family
ID=66368681
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/454,778 Active US10741626B1 (en) | 2019-02-28 | 2019-06-27 | Display panels and display devices |
Country Status (2)
Country | Link |
---|---|
US (1) | US10741626B1 (en) |
CN (1) | CN109742131B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11201179B2 (en) | 2019-09-19 | 2021-12-14 | Ordos Yuansheng Optoelectronics Co., Ltd. | Thin film transistor assembly, array substrate and display panel |
US11950468B2 (en) | 2020-05-09 | 2024-04-02 | Boe Technology Group Co., Ltd. | Display panel, method of manufacturing the same and display device |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107256870A (en) * | 2017-06-09 | 2017-10-17 | 京东方科技集团股份有限公司 | A kind of array base palte and preparation method, flexible display panels, display device |
CN115116393A (en) | 2020-07-20 | 2022-09-27 | 武汉天马微电子有限公司 | Display panel and display device |
CN214898447U (en) * | 2021-03-19 | 2021-11-26 | 京东方科技集团股份有限公司 | Array substrate and display panel |
CN114284317B (en) * | 2021-12-14 | 2023-08-22 | 武汉华星光电半导体显示技术有限公司 | display panel |
WO2024060127A1 (en) * | 2022-09-22 | 2024-03-28 | 京东方科技集团股份有限公司 | Display substrate and display device |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180053470A1 (en) * | 2016-08-17 | 2018-02-22 | Japan Display Inc. | Display device and driving method of the same |
US20180062105A1 (en) * | 2016-09-01 | 2018-03-01 | Innolux Corporation | Display device |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100488835B1 (en) * | 2002-04-04 | 2005-05-11 | 산요덴키가부시키가이샤 | Semiconductor device and display device |
JP5562327B2 (en) * | 2009-05-22 | 2014-07-30 | パナソニック株式会社 | Display device and driving method thereof |
JP5560206B2 (en) * | 2010-04-05 | 2014-07-23 | パナソニック株式会社 | Organic EL display device and control method thereof |
CN104681564B (en) | 2013-12-02 | 2017-11-03 | 群创光电股份有限公司 | Display panel and apply its display device |
EP3113226B1 (en) | 2014-02-25 | 2019-05-08 | LG Display Co., Ltd. | Display backplane and method for manufacturing same |
CN106920801B (en) * | 2015-12-24 | 2020-07-14 | 群创光电股份有限公司 | Display device |
CN207781601U (en) * | 2017-12-14 | 2018-08-28 | 京东方科技集团股份有限公司 | Display device |
-
2019
- 2019-02-28 CN CN201910149465.6A patent/CN109742131B/en active Active
- 2019-06-27 US US16/454,778 patent/US10741626B1/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180053470A1 (en) * | 2016-08-17 | 2018-02-22 | Japan Display Inc. | Display device and driving method of the same |
US20180062105A1 (en) * | 2016-09-01 | 2018-03-01 | Innolux Corporation | Display device |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11201179B2 (en) | 2019-09-19 | 2021-12-14 | Ordos Yuansheng Optoelectronics Co., Ltd. | Thin film transistor assembly, array substrate and display panel |
US11950468B2 (en) | 2020-05-09 | 2024-04-02 | Boe Technology Group Co., Ltd. | Display panel, method of manufacturing the same and display device |
Also Published As
Publication number | Publication date |
---|---|
US10741626B1 (en) | 2020-08-11 |
CN109742131A (en) | 2019-05-10 |
CN109742131B (en) | 2021-01-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10741626B1 (en) | Display panels and display devices | |
US11574968B2 (en) | Display panel and display device | |
US10216057B2 (en) | Array substrate and manufacturing method thereof, display panel and display device | |
CN113161404B (en) | Display panel and display device | |
CN107895734B (en) | Organic light-emitting display panel and organic light-emitting display device | |
CN108010449B (en) | Display panel, manufacturing method thereof and display device | |
CN109637426B (en) | Display panel and display device | |
CN109935622B (en) | Array substrate, display panel, display device and manufacturing method of array substrate | |
US20150170564A1 (en) | Organic light emitting diode (oled) display device | |
EP4336543A1 (en) | Display panel and display apparatus | |
CN110828529B (en) | Display device and display panel thereof | |
US11900885B2 (en) | Display panel and display apparatus | |
EP4203051A1 (en) | Display panel and display apparatus | |
US20210408066A1 (en) | Demultiplexer and array substrate including the same, display device | |
JP6662037B2 (en) | Electro-optical devices and electronic equipment | |
US20210158743A1 (en) | Display panel and driving method thereof | |
JP2008008942A (en) | Electro-optical device and electronic equipment equipped with the same | |
US11244627B2 (en) | Display panel, display screen and control method thereof | |
US11721267B2 (en) | Display panel including common connection terminal connected to a plurality of transistors, method of manufacturing the same, and display device | |
US11387310B2 (en) | Array substrate with connection portion connecting power bus and power line and display panel | |
EP4202909A1 (en) | Display substrate and display apparatus | |
US20240138211A1 (en) | Display substrate and display device | |
US11900860B2 (en) | Display panel, display apparatus, and display panel manufacturing method | |
US11985886B2 (en) | Display panel and display device | |
US20220130940A1 (en) | Light emitting display panel and light emitting display apparatus using the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SHANGHAI TIANMA MICRO-ELECTRONICS CO.,LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZHANG, QING;YAO, QIJUN;SU, XIAOYUE;REEL/FRAME:049613/0673 Effective date: 20190627 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |