US20200235737A1 - High-voltage and low-voltage data paths of a hybrid output driver - Google Patents
High-voltage and low-voltage data paths of a hybrid output driver Download PDFInfo
- Publication number
- US20200235737A1 US20200235737A1 US16/743,872 US202016743872A US2020235737A1 US 20200235737 A1 US20200235737 A1 US 20200235737A1 US 202016743872 A US202016743872 A US 202016743872A US 2020235737 A1 US2020235737 A1 US 2020235737A1
- Authority
- US
- United States
- Prior art keywords
- voltage
- low
- pull
- data signal
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000872 buffer Substances 0.000 claims description 16
- 238000000034 method Methods 0.000 claims description 15
- 230000011664 signaling Effects 0.000 abstract description 13
- 101001117010 Homo sapiens Pericentrin Proteins 0.000 description 14
- 102100024315 Pericentrin Human genes 0.000 description 14
- 230000000295 complement effect Effects 0.000 description 5
- 230000008901 benefit Effects 0.000 description 4
- 230000015654 memory Effects 0.000 description 3
- 102100027582 Nuclear pore complex protein Nup85 Human genes 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 101150031080 nup85 gene Proteins 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
- G06F13/4072—Drivers or receivers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/0604—Improving or facilitating administration, e.g. storage management
- G06F3/0605—Improving or facilitating administration, e.g. storage management by facilitating the interaction with a user or administrator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00369—Modifications for compensating variations of temperature, supply voltage or other physical parameters
- H03K19/00384—Modifications for compensating variations of temperature, supply voltage or other physical parameters in field effect transistor circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/01—Modifications for accelerating switching
- H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
- H03K19/01728—Modifications for accelerating switching in field-effect transistor circuits in synchronous circuits, i.e. by using clock signals
- H03K19/01742—Modifications for accelerating switching in field-effect transistor circuits in synchronous circuits, i.e. by using clock signals by means of a pull-up or down element
Definitions
- This application relates to output drivers, and more particularly to a hybrid data path with high-voltage and low-voltage signaling to a hybrid output driver.
- Input/output standards have varying power supply voltages depending upon the application.
- various power supply voltages are used in the low-power double-data-rate (LPDDR) standards for the interface between mobile computers (e.g., smartphones and tablets) and synchronous dynamic random access memories.
- LPDDR3 standard the nominal power supply voltage is 1.2V whereas it is 0.6 V for the LPDDR4X standard.
- the power supply voltage is lowered for more modern standards to save power.
- bus I/O standards relatively-low power supply voltages and those with relatively-high power supply voltages.
- a high-voltage/low-voltage output driver that can accommodate whatever standard (either high-voltage or low-voltage) that is chosen by a given customer.
- a high-voltage output driver and a low-voltage driver could both be multiplexed to a given output terminal for an SoC.
- the corresponding output driver would be active and selected for by the multiplexer to drive signals over the terminal to an external device.
- the multiplexing of the two output drivers onto a single output terminal loads the output terminal with a relatively high level of output capacitance. High-speed signaling over such a loaded terminal is then hindered by the excessive capacitive loading.
- a hybrid data path for a hybrid output driver includes: a high-voltage data path having: a first multiplexer configured to provide a high-voltage pull-up data signal for the hybrid output driver through a selection of a high-voltage data signal during a high-voltage data mode and through a selection of a first constant signal charged to a high-power supply voltage during a low-voltage data mode; and a second multiplexer configured to provide a high-voltage pull-down data signal for the hybrid output driver through a selection of the high-voltage data signal during the high-voltage data mode and through a selection of a first grounded signal during the low-voltage data mode; and a low-voltage data path having: a third multiplexer configured to provide a low-voltage pull-up data signal to the hybrid output driver through a selection of a low-voltage data signal during the low-voltage data mode and through a selection of a second constant signal charged to a low-power supply voltage during the high-voltage data mode, where
- a hybrid data path for a hybrid output driver includes: an output terminal; a first transistor coupled between the output terminal and an input/output (IO) power supply voltage node; a first multiplexer configured to drive a gate of the first transistor with a high-voltage data signal during a high-voltage data mode; a second transistor having a source coupled to ground; a third transistor coupled between the output terminal and a drain of the second transistor; a second multiplexer configured to drive a gate of the third transistor with the high-voltage data signal during the high-voltage data mode; and a third multiplexer configured to drive a gate of the second transistor with a low-voltage data signal during a low-voltage data mode.
- IO input/output
- FIG. 1A illustrates an SoC with a hybrid output driver having tunable pull-up and pull-down impedances in accordance with an aspect of the disclosure.
- FIG. 1B illustrates the pull-up and pull-down tuning aspects of the hybrid output driver of FIG. 1A in more detail.
- FIG. 1C shows some simplified views of the hybrid output driver of FIG. 1A during the high-voltage and low-voltage modes of operation.
- FIG. 2 illustrates an SoC with a hybrid output driver in which the pull-up and pull-down impedances are fixed in accordance with an aspect of the disclosure.
- FIG. 3 is a flowchart for a method of operation for a hybrid output driver in accordance with an aspect of the disclosure
- FIG. 4 illustrates some example electronic systems each incorporating a hybrid output driver in accordance with an aspect of the disclosure.
- a hybrid or combination high-voltage and low-voltage data path to a hybrid output driver is disclosed that accommodates signaling with both a relatively-high power supply voltage and a relatively-low power supply voltage.
- the hybrid output driver drives signals from a digital core such as in an application specific integrated circuit (ASIC) or an SoC to an external circuit.
- ASIC application specific integrated circuit
- SoC external circuit
- the external circuit is a low-power double data rate (LPDDR) dynamic random access memory (DRAM) but it will be appreciated that any external circuit that has a low-voltage data mode of operation and a high-voltage data mode of operation will benefit from the hybrid data path and hybrid output driver disclosed herein.
- the relatively-low power supply voltage is the power supply voltage for the digital core and for the LPDDR.
- the relatively-high power supply voltage is the power supply voltage for the LPDDR DRAM during a high-voltage data mode for LPDDR DRAM.
- the digital core continues to use the relatively-low power supply voltage while the LPDDR DRAM operates in the high-voltage data mode.
- An example low-voltage data path 105 , a high-voltage data path 110 , and a hybrid output driver 115 are shown in Figure for an SoC 100 .
- SoC 100 the high-voltage data mode of operation occurs according to the LPDDR3 memory standard whereas the low-voltage data mode of operation occurs according to the LPDDR4X memory standard or protocol but it will be appreciated that the high-voltage and low-voltage signaling disclosed herein is not limited to the LPDDR standards.
- the hybrid signaling architecture is shown for SoC 100 , it will be appreciated that other types of integrated circuits would also benefit from this hybrid signaling architecture.
- a digital core 120 for SoC 100 resides in a low-power voltage domain powered by a core power supply voltage Vdda that is compatible with thin-oxide transistors. There is thus no need to level shift a low-voltage input data signal DQLV from digital core 120 when driving low-voltage data path 105 as the circuits within low-voltage data path 105 are constructed with thin-oxide transistors. But the low-voltage input data signal DQLV is level-shifted in high-voltage data path 110 from the core power supply voltage VDDa to a relatively-high power supply voltage (Vddpx) of 1.2V that is used for the LPDDR3 signaling. Thin-oxide devices would be stressed by the relatively-high power supply voltage Vddpx. The circuits within high-voltage data path 110 are thus constructed with thick-oxide transistors as appropriate to protect them from being stressed from such a relatively-high power supply voltage.
- high-voltage data path 110 level-shifts the low-voltage input data signal DQLV from digital core 120 into a high-voltage input data signal that is inverted by a NAND gate 130 to form a high-voltage data signal LP 3 DQ in the Vddpx power supply voltage domain (e.g., 1.2V) using a level-shifter 125 .
- the high-voltage data signal LP 3 DQ from high-voltage data path 110 drives the gate of both a thick-oxide pull-up PMOS transistor P 1 and a thick-oxide p NMOS transistor M 2 in hybrid output driver 115 .
- An input/output (IO) power supply voltage Vddio for hybrid output driver 115 equals the Vddpx power supply voltage for the LP3 mode of operation. Conversely, I/O power supply voltage Vddio equals the Vdda power supply voltage for LP4X mode of operation.
- pull-down transistor M 2 would be switched off by the grounded data signal LP 3 DQ.
- Output pad 140 is thus charged to Vddpx during the LP3 mode of operation when high-voltage data signal LP 3 DQ is a logic zero.
- the high-voltage data signal LP 3 DQ will switch on pull-down transistor M 2 and switch off pull-up transistor P 1 is when high-voltage data signal LP 3 DQ equals Vddpx during the LP3 mode of operation.
- the source of pull-down transistor M 2 couples to ground through a thin-oxide NMOS transistor M 1 that is maintained on during the high-voltage data mode as will be explained further herein.
- Output pad 140 will thus be discharged towards ground in response to the high-voltage data signal LP 3 DQ being charged to Vddpx.
- An external DRAM (not illustrated) configured for LPDDR 3 operation would be coupled to output pad 140 to receive the resulting high-voltage data signals from output pad 140 .
- pull-up transistor P 1 , pull-down transistor M 2 , and resistors R may each be instantiated in parallel as shown in FIG. 1B .
- Pull-up transistor P 1 and pull-down transistor M 2 are thus each shown as a single transistor in FIG. 1A for illustration clarity.
- high-voltage data path 110 logically ORs the high-voltage data signal LP3 DQ with a N-bit wide active-low pull-up tuning signal PCNT ⁇ 1 :N> in an OR gate 155 to form a high-voltage pull-up data signal.
- Pull-up transistor P 1 is instantiated by N PMOS transistors arranged in parallel starting from a PMOS pull-up transistor P 1 1 to a PMOS pull-up transistor PI N .
- the gate of each these parallel-arranged pull-up transistors is driven by a corresponding bit from the ORed combination of high-voltage data signal LP 3 DQ and pull-up tuning signal PCNT ⁇ 1 :N> as produced by OR gate 155 .
- Pull-up transistor P 1 1 is thus driven by a signal DQ+PCNT 1 which equals the logical OR of the pull-up tuning signal bit PCNT ⁇ 1 > and the high-voltage data signal LP 3 DQ.
- a pull-up transistor P 1 2 is driven by a signal DQ+PCNT 2 which equals the logical OR of the pull-up tuning signal bit PCNT ⁇ 2 > and the high-voltage data signal LP 3 DQ.
- pull-up transistor Pi is driven by a signal DQ+PCNTN which equals the logical OR of pull-up tuning signal bit PCNT ⁇ N> and the high-voltage data LP 3 DQ.
- a low-voltage pull-up circuit may also function to charge output terminal 140 .
- a source for each of pull-up transistor P 1 1 through pull-up transistor P 1 N is connected to the I/O power supply node for the I/O power supply voltage Vddio as discussed with regard to FIG. 1A .
- the drain of pull-up transistor P 1 1 connects to output pad 140 through a resistor R 1 whereas the drain of pull-up transistor P 1 2 connects to output pad 140 through a resistor 2 R 1 having twice the resistance of resistor R 1 .
- This binary progression of resistances continues for the remaining parallel-arranged pull-up transistors such that the drain of pull-up transistor P 1 N connects to output pad 140 through a resistor 2 N R 1 having a resistance that is 2 N times greater than the resistance of resistor R 1 .
- this binary progression of resistances may be varied in alternative implementations.
- the corresponding pull-up transistors and resistors will not contribute to the pull-up of output pad 140 .
- the pull-up tuning signal PCNT ⁇ 1 :N> may be readily tuned to provide the desired pull-up impedance for output pad 140 .
- pull-down transistor M 2 is instantiated as N NMOS pull-down transistors arranged in parallel between output pad 140 and the drain of transistor M 1 starting with a first pull-down transistor M 2 1 and finishing with an Nth pull-down transistor M 2 N .
- the drain of pull-down transistor M 2 1 connects to output pad 140 through a resistor R 1 .
- the drain of a second pull-down transistor M 2 2 connects to output pad 140 through a resistor 2 R 1 .
- This binary progression of resistances continues such that the drain of pull-down transistor M 2 N connects to output pad 140 through a resistor 2 N R 1 , As discussed with the pull-up, this binary progression of resistances may be varied in alternative implementations.
- a source for each of pull-down resistors M 2 1 through M 2 N connects to a drain of transistor M 1 .
- High-voltage data path 110 logically ANDS the high-voltage data signal LP 3 DQ with a N-bit wide active-high pull-down tuning signal NCNT ⁇ 1 :N> in an AND gate 160 to form a high-voltage pull-down data signal.
- various bits in the pull-down tuning signal NCNT ⁇ 1 :N> shut down the corresponding parallel instantiation of pull-down transistor M 2 .
- the gate of each of the parallel-arranged pull-down transistors is driven by a corresponding bit from the ANDed combination of high-voltage data signal LP 3 DQ and pull-down tuning signal NCNT ⁇ 1 :N>.
- the gate of pull-down transistor M 2 1 is thus driven by a signal DQ*NCNT 1 which equals the logical AND of pull-down tuning signal bit NCNT ⁇ 1 > and the high-voltage data signal LP 3 DQ.
- a gate of a pull-down transistor M 2 2 is driven by a signal DQ*NCNT 2 which equals the logical AND of pull-down signal tuning bit NCNT ⁇ 2 > and the high-voltage data signal LP 3 DQ.
- a gate of pull-down transistor M 2 N is driven by a signal DQ*NCNTN which equals the logical AND of pull-down tuning signal bit PCNT ⁇ N> and the high-voltage data signal LPLP 3 DQ.
- the pull-down impedance tuning for output pad 140 in hybrid output driver 115 is thus performed in an analogous fashion as discussed for the pull-up impedance timing.
- NAND gate 130 in high-voltage data path 110 NANDs the output of level-shifter with an LP3 mode signal (LP3 mode) to gate the output of level-shifter 125 if the LP3 mode of operation is not selected by a logical zero value for the LP3 mode signal.
- the LP3 mode signal is asserted to the Vddpx power supply voltage.
- NAND gate 130 thus inverts the output of level-shifter 125 during the LP3 mode of operation so that the level-shifted signal may be buffered in a buffer 135 to form the high-voltage data signal LP 3 DQ.
- An output of buffer 135 may thus be deemed form a first node for the high-voltage data signal LP 3 DQ.
- a multiplexer 145 selects for the high-voltage data signal LP 3 DQ from buffer 135 during the LP3 mode of operation to drive OR gate 155 that then ORs the high-voltage data signal LP 3 DQ with the pull-up tuning signal PCNT ⁇ 1 :N> to form the ORed data signals for the pull-up tuning discussed with regard to FIG. 1B .
- multiplexer 145 drives OR gate 155 with a logical one signal (the Vddpx power supply voltage) so that transistors P 1 1 through P 1 N are switched off.
- High-voltage data path 110 also includes a multiplexer 150 that selects for the high-voltage data signal LP 3 DQ from buffer 135 during the LP3 mode of operation to drive AND gate 160 that then ANDs the high-voltage data signal LP 3 DQ with the pull-down tuning signal NCNT ⁇ 1 :N> to form the ANDed data signals for the pull-down tuning as also discussed with regard to FIG. 1B .
- multiplexer 150 selects for an LP3 mode off signal (LP3 modeoff) that equals the I/O power supply voltage Vddio while the LP4X mode is enabled.
- the pull-down tuning signal NCNT ⁇ 1 :N> thus controls which of pull-down transistors M 2 1 through M 2 N are switched on during the LP4X mode of operation.
- high-voltage data path 110 subsequent to a first inverter in buffer 135 and prior to hybrid output driver 115 may be instantiated multiple times such that each instantiation may be selectively activated or de-activated to provide further timing ability for the driving of output pad 140 .
- second inverter in buffer 135 shown in Figure I A for illustration clarity.
- Low-voltage data path 105 includes a gating NAND gate 165 that gates the low-voltage input data signal DQLV from digital core 120 during the LP3 mode but passes an inverted version of the low-voltage input data signal DQLV to a buffer 170 during the LP4X mode.
- NAND gate 165 NANDs the low-voltage input data signal DQLV with an LP4 mode signal (LP4 mode) that is asserted during the LP4X mode of operation and that is de-asserted during the LP3 mode of operation.
- LP4 mode LP4 mode
- Buffer 170 buffers the inverted version of the low-voltage data signal DQLV from NAND gate 165 to form a buffered low-voltage data signal DQ that is still within the core power supply voltage domain (Vdda) for digital core 120 .
- An output of buffer 170 may be deemed to form a second node for the low-voltage data signal DQ.
- a multiplexer 175 selects for the low-voltage data signal DQ during the LP4X mode of operation to form a low-voltage pull-down data signal that drives the gate of transistor M 1 .
- the low-voltage input data signal DQLV be a logic zero
- the low-voltage data signal DQ will be high (the Vdda power supply voltage) so that transistor M 1 switches on to discharge output pad 140 towards ground.
- the pull-down impedance is still controlled by transistors M 2 1 through M 2 N as determined by the pull-down tuning signal as also occurs during the LP3 mode.
- multiplexer 175 selects for an LP4 mode off signal (LP4 modeoff) that equals the I/O power supply voltage Vddio while the LP3 mode is enabled.
- Transistor M 1 is thus switched on while the LP3 mode is enabled.
- Low-voltage data path 105 also includes a multiplexer 180 that selects for the low-voltage data signal DQ to form a low-voltage pull-up data signal that drives a gate of a thin-oxide PMOS pull-up transistor P 2 having its source tied to the I/O power supply node for the Vddio power supply voltage node.
- the drain of pull-up transistor P 2 couples to output pad 140 through a thick-oxide pull-up tuning NMS transistor M 3 .
- Transistor M 3 and a resistor R may be instantiated in parallel analogously as discussed with regard to FIG. 1B . It will be appreciated that resistor R may be deleted in alternative implementations.
- An n-bit wide complement of the pull-up tuning signal drives the gates of the parallel-arranged pull-up transistors M 3 as coupled through an AND gate 185 that ANDs the complement pull-up tuning signal PCNTB with an LP4X mode signal that is asserted during the LP4X mode of operation.
- the pull-up from pull-up transistor P 2 is thus tuned through the parallel combination of pull-up transistors M 3 and corresponding resistors during the LP4X mode of operation (these transistors and resistors are represented by single pull-up transistor M 3 and resistor R in FIG. 1A for illustration clarity).
- the LP4X mode signal is a logical zero such that all the bits of the N-hit wide complement pull-up tuning signal PCNTB are zeroes. All the pull-up transistors M 3 are then switched off Similarly, multiplexer 180 in low-voltage data path 105 selects for a logical one signal during the LP3 mode of operation to switch off pull-up transistor P 2 . To protect the thin oxide of pull-up transistor P 2 during the LP3 mode of operation, a thick-oxide transistor P 3 is switched on. The gate signal for thick-oxide transistor P 3 is not shown in FIG. 1A for illustration clarity but this gate signal may be implemented using a complement of the LP4 mode signal.
- the source of thick-oxide transistor P 3 is tied to the Vddio power supply voltage node whereas its drain is tied to the drain of pull-up transistor P 2 .
- the drain and source of pull-up transistor P 2 are thus both charged to Vddpx during the LP3 mode of operation to protect pull-up transistor P 2 .
- a pair of diodes D 1 and D 2 coupled to the output pad 140 provide electrostatic discharge protection.
- hybrid output driver 115 Operation of hybrid output driver 115 may be better appreciated through the simplified views shown in FIG. 1C .
- the logical OR of the high-voltage data signal LP 3 DQ and the pull-up tuning signal PCNT drives the gate of pull-up transistor P 1 .
- the logical AND of the high-voltage data signal LP 3 DQ and the pull-down tuning signal NCNT drives the gate of pull-down transistor M 2 .
- Transistor M 1 is on.
- Pull-up transistors P 2 and M 3 are off Transistor P 3 is on to protect pull-up transistor P 2 .
- transistors M 1 , M 2 , M 3 , P 1 , and P 2 are all off but transistor P 3 remains on for protection of transistor P 2 .
- pull-up transistor P 1 and transistor P 3 are both off.
- the buffered data signal DQ from low-voltage data path 105 drives the gates of transistor M 1 and pull-up transistor P 2 .
- the pull-down tuning signal NCNT drives the gate of pull-down transistor M 2 whereas the complement pull-up signal PCTNB drives the gate of transistor M 3 .
- transistors M 1 , M 2 , M 3 , P 1 , P 2 , and P 3 are all off.
- SoC 200 includes a low-voltage data path 205 , a high-voltage data path 210 , and a hybrid output driver 215 arranged analogously as discussed with regard to SoC 100 .
- SoC 100 there is just a single pull-up transistor P 1 and corresponding resistor R in hybrid output driver 215 .
- High-voltage data path 210 thus includes only level-shifter 125 .
- Pull-up transistor P 1 in hybrid output driver 215 has its gate driven by the output of multiplexer 145 from high-voltage data path 210 .
- the pull-up impedance for hybrid output driver 215 during the LP3 mode of operation is thus controlled by the resistance for resistor R.
- the output of multiplexer 150 in high-voltage data path 210 drives the gate of a single pull-down transistor M 2 having a drain coupled to output pad 140 through another resistor R so that the pull-down impedance for hybrid output driver 215 during the LP3 mode of operation is also controlled by the resistance for resistor R.
- Low-voltage data path 205 includes NAND gate 165 , buffer 170 , and multiplexers 180 and 175 arranged as discussed for low-voltage data path 105 .
- pull-down transistor M 2 controls the pull-down impedance during the LP4X mode of operation.
- the LP4X mode signal is asserted to switch on pull-up transistor M 3 (which is not instantiated in parallel).
- the pull-up impedance during the LP4X mode of operation is thus controlled by the resistance of the resistor R tied to the source of transistor M 3 .
- the LP3 mode off signal that is selected by multiplexer 150 during the LP4X mode of operation is shown as a binary one in FIG. 2 since that is the value of the LP3 mode off signal when the LP4X mode is enabled.
- the LP4 mode off signal that is selected by multiplexer 175 during the LP3 mode of operation is shown as a binary one signal in FIG. 2 for illustration clarity since that is the value of the LP4 mode off signal when the LP3 mode is enabled.
- the method includes a high-voltage data mode act 300 of selecting for a high-voltage data signal to form a high-voltage pull-up data signal for the hybrid output driver to cause the hybrid output driver to charge an output terminal to a high-power supply voltage when the high-voltage pull-up data signal is discharged.
- An example of act 300 is the selection in multiplexer 145 for the high-voltage data signal to switch on pull-up transistor P 1 .
- the method includes another high-voltage data mode act 305 of selecting for the high-voltage data signal to form a high-voltage pull-down data signal for the hybrid output driver to cause the hybrid output driver to discharge the output terminal when the high-voltage pull-down signal is charged to the high-power supply voltage.
- the selection in multiplexer 150 for the high-voltage data signal to switch on pull-down transistor M 2 is an example of act 305 .
- the method also includes a low-voltage data mode act 310 charging both the high-voltage pull-up signal and the high-voltage pull-down signal to the high-power supply voltage.
- the selection for the high-power supply voltage node by multiplexers 145 and 155 to switch off pull-up transistor P 1 and switch on pull-down transistor M 2 is example an of act 310 .
- the method includes another low-voltage data mode act 315 of selecting for a low-voltage data signal to form a to discharge the output terminal When the low-voltage pull-down signal is charged to a low-power supply voltage that is less than the high-power supply voltage.
- the selection in multiplexer 175 for the low-voltage data signal to switch on pull-down transistor M 2 is an example of act 315 .
- a hybrid data path for a hybrid output driver as disclosed herein may be advantageously incorporated in any suitable mobile device or electronic system.
- a cellular telephone 400 , a laptop computer 405 , and a tablet PC 410 may all include a hybrid data path in accordance with the disclosure.
- Other exemplary electronic systems such as a music player, a video player, a communication device, and a personal computer may also be configured with hybrid data paths constructed in accordance with the disclosure.
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Logic Circuits (AREA)
- Electronic Switches (AREA)
Abstract
Description
- This application claims the benefit of U.S. Provisional Application No. 62/794,327, filed Jan. 18, 2019, which is incorporated by reference herein,
- This application relates to output drivers, and more particularly to a hybrid data path with high-voltage and low-voltage signaling to a hybrid output driver.
- Input/output standards have varying power supply voltages depending upon the application. For example, various power supply voltages are used in the low-power double-data-rate (LPDDR) standards for the interface between mobile computers (e.g., smartphones and tablets) and synchronous dynamic random access memories. In the LPDDR3 standard, the nominal power supply voltage is 1.2V whereas it is 0.6 V for the LPDDR4X standard. In general, the power supply voltage is lowered for more modern standards to save power. There are bus I/O standards relatively-low power supply voltages and those with relatively-high power supply voltages. A given output driver for a system-on-a-chip (SoC) for a mobile application will typically be configured for a particular I/O power supply voltage: either a high-voltage or a low-voltage power supply voltage depending upon the desired I/O standard.
- It would be more efficient for an SoC manufacturer to provide a high-voltage/low-voltage output driver that can accommodate whatever standard (either high-voltage or low-voltage) that is chosen by a given customer. For example, a high-voltage output driver and a low-voltage driver could both be multiplexed to a given output terminal for an SoC. Depending upon what application is chosen by the user, the corresponding output driver would be active and selected for by the multiplexer to drive signals over the terminal to an external device. Although such a combination of output drivers may be suitable for lower-speed signaling, the multiplexing of the two output drivers onto a single output terminal loads the output terminal with a relatively high level of output capacitance. High-speed signaling over such a loaded terminal is then hindered by the excessive capacitive loading.
- There is thus a need in the art for both a low-voltage data path and a high-voltage data path to interface a digital core to a hybrid output driver.
- A hybrid data path for a hybrid output driver is provided that includes: a high-voltage data path having: a first multiplexer configured to provide a high-voltage pull-up data signal for the hybrid output driver through a selection of a high-voltage data signal during a high-voltage data mode and through a selection of a first constant signal charged to a high-power supply voltage during a low-voltage data mode; and a second multiplexer configured to provide a high-voltage pull-down data signal for the hybrid output driver through a selection of the high-voltage data signal during the high-voltage data mode and through a selection of a first grounded signal during the low-voltage data mode; and a low-voltage data path having: a third multiplexer configured to provide a low-voltage pull-up data signal to the hybrid output driver through a selection of a low-voltage data signal during the low-voltage data mode and through a selection of a second constant signal charged to a low-power supply voltage during the high-voltage data mode, wherein the low-power supply voltage is less than the high-power supply voltage; and a fourth multiplexer configured to provide a low-voltage pull-down data signal to the hybrid output driver through a selection for the low-voltage data signal during the low-voltage data mode and through a selection of the first constant signal during the high-voltage data mode.
- A method of operation for a hybrid data path to a hybrid output driver is provided that includes: during a high-voltage data mode: selecting for a high-voltage data signal to form a high-voltage pull-up data signal for the hybrid output driver to cause the hybrid output driver to charge an output terminal to a high-power supply voltage when the high-voltage pull-up data signal is discharged; selecting for the high-voltage data signal to form a high-voltage pull-down data signal for the hybrid output driver to cause the hybrid output driver to discharge the output terminal when the high-voltage pull-down data signal is charged to the high-power supply voltage; during a low-voltage data mode: charging both the high-voltage pull-up signal and the high-voltage pull-down signal to the high-power supply voltage; and selecting for a low-voltage data signal to form a low-voltage pull-down data signal to discharge the output terminal when the low-voltage pull-down data signal is charged to a low-power supply voltage that is less than the high-power supply voltage.
- A hybrid data path for a hybrid output driver is provided that includes: an output terminal; a first transistor coupled between the output terminal and an input/output (IO) power supply voltage node; a first multiplexer configured to drive a gate of the first transistor with a high-voltage data signal during a high-voltage data mode; a second transistor having a source coupled to ground; a third transistor coupled between the output terminal and a drain of the second transistor; a second multiplexer configured to drive a gate of the third transistor with the high-voltage data signal during the high-voltage data mode; and a third multiplexer configured to drive a gate of the second transistor with a low-voltage data signal during a low-voltage data mode.
- These and other advantageous features may be better appreciated through the following detailed description.
-
FIG. 1A illustrates an SoC with a hybrid output driver having tunable pull-up and pull-down impedances in accordance with an aspect of the disclosure. -
FIG. 1B illustrates the pull-up and pull-down tuning aspects of the hybrid output driver ofFIG. 1A in more detail. -
FIG. 1C shows some simplified views of the hybrid output driver ofFIG. 1A during the high-voltage and low-voltage modes of operation. -
FIG. 2 illustrates an SoC with a hybrid output driver in which the pull-up and pull-down impedances are fixed in accordance with an aspect of the disclosure. -
FIG. 3 is a flowchart for a method of operation for a hybrid output driver in accordance with an aspect of the disclosure, -
FIG. 4 illustrates some example electronic systems each incorporating a hybrid output driver in accordance with an aspect of the disclosure. - Implementations of the present disclosure and their advantages are best understood by referring to the detailed description that follows. It should be appreciated that like reference numerals are used to identify like elements illustrated in one or more of the figures.
- A hybrid or combination high-voltage and low-voltage data path to a hybrid output driver is disclosed that accommodates signaling with both a relatively-high power supply voltage and a relatively-low power supply voltage. The hybrid output driver drives signals from a digital core such as in an application specific integrated circuit (ASIC) or an SoC to an external circuit. It will be assumed herein the external circuit is a low-power double data rate (LPDDR) dynamic random access memory (DRAM) but it will be appreciated that any external circuit that has a low-voltage data mode of operation and a high-voltage data mode of operation will benefit from the hybrid data path and hybrid output driver disclosed herein. The relatively-low power supply voltage is the power supply voltage for the digital core and for the LPDDR. DRAM during a low-voltage data mode for the LPDDR. DRAM. The relatively-high power supply voltage is the power supply voltage for the LPDDR DRAM during a high-voltage data mode for LPDDR DRAM. The digital core continues to use the relatively-low power supply voltage while the LPDDR DRAM operates in the high-voltage data mode.
- An example low-
voltage data path 105, a high-voltage data path 110, and ahybrid output driver 115 are shown in Figure for anSoC 100. InSoC 100, the high-voltage data mode of operation occurs according to the LPDDR3 memory standard whereas the low-voltage data mode of operation occurs according to the LPDDR4X memory standard or protocol but it will be appreciated that the high-voltage and low-voltage signaling disclosed herein is not limited to the LPDDR standards. Moreover, although the hybrid signaling architecture is shown forSoC 100, it will be appreciated that other types of integrated circuits would also benefit from this hybrid signaling architecture. - A
digital core 120 for SoC 100 resides in a low-power voltage domain powered by a core power supply voltage Vdda that is compatible with thin-oxide transistors. There is thus no need to level shift a low-voltage input data signal DQLV fromdigital core 120 when driving low-voltage data path 105 as the circuits within low-voltage data path 105 are constructed with thin-oxide transistors. But the low-voltage input data signal DQLV is level-shifted in high-voltage data path 110 from the core power supply voltage VDDa to a relatively-high power supply voltage (Vddpx) of 1.2V that is used for the LPDDR3 signaling. Thin-oxide devices would be stressed by the relatively-high power supply voltage Vddpx. The circuits within high-voltage data path 110 are thus constructed with thick-oxide transistors as appropriate to protect them from being stressed from such a relatively-high power supply voltage. - Operation during the high-voltage data mode will he discussed first followed by a discussion of operation during the low-voltage data mode. These modes are applicable to any input/output protocol but the following examples will be directed to low-voltage and high-voltage signaling under the LPDDR protocol. In the LPDDR arts, an example of the high-voltage data mode is the LPDDR3 protocol (also designated herein as an LP3 mode of operation. Similarly, an example of the low-voltage data mode is the LPIDDR4X protocol (also designated herein as an LP4X mode of operation). During the LP3 mode of operation, high-
voltage data path 110 level-shifts the low-voltage input data signal DQLV fromdigital core 120 into a high-voltage input data signal that is inverted by aNAND gate 130 to form a high-voltage data signal LP3DQ in the Vddpx power supply voltage domain (e.g., 1.2V) using a level-shifter 125. The high-voltage data signal LP3DQ from high-voltage data path 110 drives the gate of both a thick-oxide pull-up PMOS transistor P1 and a thick-oxide p NMOS transistor M2 inhybrid output driver 115. An input/output (IO) power supply voltage Vddio forhybrid output driver 115 equals the Vddpx power supply voltage for the LP3 mode of operation. Conversely, I/O power supply voltage Vddio equals the Vdda power supply voltage for LP4X mode of operation. - In
hybrid output driver 115, the source of pull-up transistor P1 connects to the I/O power supply node for the I/O power supply voltage Vddio whereas the drain of pull-up transistor P1 drain couples to a drain for pull-down transistor M2 through a pair of resistors R arranged in series. A node between the pair of resistors R is tied to an output terminal 140 (which is also designated herein as output pad 140) forSoC 100. Should the high-voltage data signal LP3 DQ be a logical zero (ground), it will switch on pull-up transistor P1 to chargeoutput pad 140 towards the I/O power supply voltage Vddio (which is Vddpx during the LP3 mode of operation). At the same time, pull-down transistor M2 would be switched off by the grounded data signal LP3DQ.Output pad 140 is thus charged to Vddpx during the LP3 mode of operation when high-voltage data signal LP3DQ is a logic zero. Conversely, the high-voltage data signal LP3DQ will switch on pull-down transistor M2 and switch off pull-up transistor P1 is when high-voltage data signal LP3DQ equals Vddpx during the LP3 mode of operation. The source of pull-down transistor M2 couples to ground through a thin-oxide NMOS transistor M1 that is maintained on during the high-voltage data mode as will be explained further herein.Output pad 140 will thus be discharged towards ground in response to the high-voltage data signal LP3DQ being charged to Vddpx. An external DRAM (not illustrated) configured for LPDDR3 operation would be coupled tooutput pad 140 to receive the resulting high-voltage data signals fromoutput pad 140. - To provide a tunable pull-up impedance and pull-down impedance for the high-voltage data signals, pull-up transistor P1, pull-down transistor M2, and resistors R may each be instantiated in parallel as shown in
FIG. 1B . Pull-up transistor P1 and pull-down transistor M2 are thus each shown as a single transistor inFIG. 1A for illustration clarity. As will be explained further herein, high-voltage data path 110 logically ORs the high-voltage data signal LP3 DQ with a N-bit wide active-low pull-up tuning signal PCNT<1:N> in anOR gate 155 to form a high-voltage pull-up data signal. Depending upon the desired strength of the pull-up, various bits in the pull-up tuning signal PCNT<1:N> shut down the corresponding parallel instantiation of pull-up transistor P1. Pull-up transistor P1 is instantiated by N PMOS transistors arranged in parallel starting from a PMOS pull-up transistor P1 1 to a PMOS pull-up transistor PIN. The gate of each these parallel-arranged pull-up transistors is driven by a corresponding bit from the ORed combination of high-voltage data signal LP3DQ and pull-up tuning signal PCNT<1:N> as produced byOR gate 155. Pull-up transistor P1 1 is thus driven by a signal DQ+PCNT1 which equals the logical OR of the pull-up tuning signal bit PCNT<1> and the high-voltage data signal LP3DQ. Similarly, a pull-up transistor P1 2 is driven by a signal DQ+PCNT2 which equals the logical OR of the pull-up tuning signal bit PCNT<2> and the high-voltage data signal LP3DQ. Finally, pull-up transistor Pi is driven by a signal DQ+PCNTN which equals the logical OR of pull-up tuning signal bit PCNT<N> and the high-voltage data LP3DQ. A low-voltage pull-up circuit (not illustrated) may also function to chargeoutput terminal 140. - A source for each of pull-up transistor P1 1 through pull-up transistor P1 N is connected to the I/O power supply node for the I/O power supply voltage Vddio as discussed with regard to
FIG. 1A . The drain of pull-up transistor P1 1 connects tooutput pad 140 through a resistor R1 whereas the drain of pull-up transistor P1 2 connects tooutput pad 140 through a resistor 2R1 having twice the resistance of resistor R1. This binary progression of resistances continues for the remaining parallel-arranged pull-up transistors such that the drain of pull-up transistor P1 N connects tooutput pad 140 through a resistor 2 NR1 having a resistance that is 2N times greater than the resistance of resistor R1. It will be appreciated that this binary progression of resistances may be varied in alternative implementations. Depending upon which bits of the pull-up tuning signal are asserted, the corresponding pull-up transistors and resistors will not contribute to the pull-up ofoutput pad 140. In this fashion, the pull-up tuning signal PCNT<1:N> may be readily tuned to provide the desired pull-up impedance foroutput pad 140. - The pull-down impedance tuning is analogous in that pull-down transistor M2 is instantiated as N NMOS pull-down transistors arranged in parallel between
output pad 140 and the drain of transistor M1 starting with a first pull-down transistor M2 1 and finishing with an Nth pull-down transistor M2 N. The drain of pull-down transistor M2 1 connects tooutput pad 140 through a resistor R1. Similarly, the drain of a second pull-down transistor M2 2 connects tooutput pad 140 through a resistor 2R1. This binary progression of resistances continues such that the drain of pull-down transistor M2 N connects tooutput pad 140 through a resistor 2 NR1, As discussed with the pull-up, this binary progression of resistances may be varied in alternative implementations. A source for each of pull-down resistors M2 1 through M2 N connects to a drain of transistor M1. - High-
voltage data path 110 logically ANDS the high-voltage data signal LP3DQ with a N-bit wide active-high pull-down tuning signal NCNT<1:N> in an ANDgate 160 to form a high-voltage pull-down data signal. Depending upon the desired strength of the pull-up, various bits in the pull-down tuning signal NCNT<1:N> shut down the corresponding parallel instantiation of pull-down transistor M2. The gate of each of the parallel-arranged pull-down transistors is driven by a corresponding bit from the ANDed combination of high-voltage data signal LP3DQ and pull-down tuning signal NCNT<1:N>. The gate of pull-down transistor M2 1 is thus driven by a signal DQ*NCNT1 which equals the logical AND of pull-down tuning signal bit NCNT<1> and the high-voltage data signal LP3DQ. Similarly, a gate of a pull-down transistor M2 2 is driven by a signal DQ*NCNT2 which equals the logical AND of pull-down signal tuning bit NCNT<2> and the high-voltage data signal LP3DQ. Finally, a gate of pull-down transistor M2 N is driven by a signal DQ*NCNTN which equals the logical AND of pull-down tuning signal bit PCNT<N> and the high-voltage data signal LPLP3DQ. The pull-down impedance tuning foroutput pad 140 inhybrid output driver 115 is thus performed in an analogous fashion as discussed for the pull-up impedance timing. - Referring again to
FIG. 1A ,NAND gate 130 in high-voltage data path 110 NANDs the output of level-shifter with an LP3 mode signal (LP3 mode) to gate the output of level-shifter 125 if the LP3 mode of operation is not selected by a logical zero value for the LP3 mode signal. During the LP3 mode of operation, the LP3 mode signal is asserted to the Vddpx power supply voltage.NAND gate 130 thus inverts the output of level-shifter 125 during the LP3 mode of operation so that the level-shifted signal may be buffered in abuffer 135 to form the high-voltage data signal LP3DQ. An output ofbuffer 135 may thus be deemed form a first node for the high-voltage data signal LP3DQ. Amultiplexer 145 selects for the high-voltage data signal LP3DQ frombuffer 135 during the LP3 mode of operation to drive ORgate 155 that then ORs the high-voltage data signal LP3DQ with the pull-up tuning signal PCNT<1:N> to form the ORed data signals for the pull-up tuning discussed with regard toFIG. 1B . During the LP4X mode of operation,multiplexer 145 drives ORgate 155 with a logical one signal (the Vddpx power supply voltage) so that transistors P1 1 through P1 N are switched off. - High-
voltage data path 110 also includes amultiplexer 150 that selects for the high-voltage data signal LP3DQ frombuffer 135 during the LP3 mode of operation to drive ANDgate 160 that then ANDs the high-voltage data signal LP3DQ with the pull-down tuning signal NCNT<1:N> to form the ANDed data signals for the pull-down tuning as also discussed with regard toFIG. 1B . During the LP4X mode of operation,multiplexer 150 selects for an LP3 mode off signal (LP3 modeoff) that equals the I/O power supply voltage Vddio while the LP4X mode is enabled. The pull-down tuning signal NCNT<1:N> thus controls which of pull-down transistors M2 1 through M2 N are switched on during the LP4X mode of operation. - Note that the portion of high-
voltage data path 110 subsequent to a first inverter inbuffer 135 and prior tohybrid output driver 115 may be instantiated multiple times such that each instantiation may be selectively activated or de-activated to provide further timing ability for the driving ofoutput pad 140. Of these additional instantiations, only a second inverter inbuffer 135 shown in Figure I A for illustration clarity. - The low-voltage data mode of operation (the LP4X mode of operation) will now be discussed. Low-
voltage data path 105 includes agating NAND gate 165 that gates the low-voltage input data signal DQLV fromdigital core 120 during the LP3 mode but passes an inverted version of the low-voltage input data signal DQLV to abuffer 170 during the LP4X mode. To perform this gating,NAND gate 165 NANDs the low-voltage input data signal DQLV with an LP4 mode signal (LP4 mode) that is asserted during the LP4X mode of operation and that is de-asserted during the LP3 mode of operation. Buffer 170 buffers the inverted version of the low-voltage data signal DQLV fromNAND gate 165 to form a buffered low-voltage data signal DQ that is still within the core power supply voltage domain (Vdda) fordigital core 120. An output ofbuffer 170 may be deemed to form a second node for the low-voltage data signal DQ. Amultiplexer 175 selects for the low-voltage data signal DQ during the LP4X mode of operation to form a low-voltage pull-down data signal that drives the gate of transistor M1. Should the low-voltage input data signal DQLV be a logic zero, the low-voltage data signal DQ will be high (the Vdda power supply voltage) so that transistor M1 switches on to dischargeoutput pad 140 towards ground. The pull-down impedance is still controlled by transistors M2 1 through M2 N as determined by the pull-down tuning signal as also occurs during the LP3 mode. - During the LP3 mode of operation,
multiplexer 175 selects for an LP4 mode off signal (LP4 modeoff) that equals the I/O power supply voltage Vddio while the LP3 mode is enabled. Transistor M1 is thus switched on while the LP3 mode is enabled. - Low-
voltage data path 105 also includes amultiplexer 180 that selects for the low-voltage data signal DQ to form a low-voltage pull-up data signal that drives a gate of a thin-oxide PMOS pull-up transistor P2 having its source tied to the I/O power supply node for the Vddio power supply voltage node. The drain of pull-up transistor P2 couples tooutput pad 140 through a thick-oxide pull-up tuning NMS transistor M3. Transistor M3 and a resistor R may be instantiated in parallel analogously as discussed with regard toFIG. 1B . It will be appreciated that resistor R may be deleted in alternative implementations. An n-bit wide complement of the pull-up tuning signal (PCNTB) drives the gates of the parallel-arranged pull-up transistors M3 as coupled through an AND gate 185 that ANDs the complement pull-up tuning signal PCNTB with an LP4X mode signal that is asserted during the LP4X mode of operation. The pull-up from pull-up transistor P2 is thus tuned through the parallel combination of pull-up transistors M3 and corresponding resistors during the LP4X mode of operation (these transistors and resistors are represented by single pull-up transistor M3 and resistor R inFIG. 1A for illustration clarity). During the LP3 mode of operation, the LP4X mode signal is a logical zero such that all the bits of the N-hit wide complement pull-up tuning signal PCNTB are zeroes. All the pull-up transistors M3 are then switched off Similarly,multiplexer 180 in low-voltage data path 105 selects for a logical one signal during the LP3 mode of operation to switch off pull-up transistor P2. To protect the thin oxide of pull-up transistor P2 during the LP3 mode of operation, a thick-oxide transistor P3 is switched on. The gate signal for thick-oxide transistor P3 is not shown inFIG. 1A for illustration clarity but this gate signal may be implemented using a complement of the LP4 mode signal. The source of thick-oxide transistor P3 is tied to the Vddio power supply voltage node whereas its drain is tied to the drain of pull-up transistor P2. The drain and source of pull-up transistor P2 are thus both charged to Vddpx during the LP3 mode of operation to protect pull-up transistor P2. A pair of diodes D1 and D2 coupled to theoutput pad 140 provide electrostatic discharge protection. - Operation of
hybrid output driver 115 may be better appreciated through the simplified views shown inFIG. 1C . During an LP3 mode of operation (LP3 -enable), the logical OR of the high-voltage data signal LP3DQ and the pull-up tuning signal PCNT drives the gate of pull-up transistor P1. Similarly, the logical AND of the high-voltage data signal LP3DQ and the pull-down tuning signal NCNT drives the gate of pull-down transistor M2. Transistor M1 is on. Pull-up transistors P2 and M3 are off Transistor P3 is on to protect pull-up transistor P2. Should an instantiation ofhybrid output driver 115 be disabled during the LP3 mode of operation (LP3 -Disable), transistors M1, M2, M3, P1, and P2 are all off but transistor P3 remains on for protection of transistor P2. - During an LP4X mode of operation (LP4X-Enable), pull-up transistor P1 and transistor P3 are both off. The buffered data signal DQ from low-
voltage data path 105 drives the gates of transistor M1 and pull-up transistor P2. The pull-down tuning signal NCNT drives the gate of pull-down transistor M2 whereas the complement pull-up signal PCTNB drives the gate of transistor M3. Should an instantiation ofhybrid output driver 115 be disabled during the LP4X mode of operation (LP4X-Disable), transistors M1, M2, M3, P1, P2, and P3 are all off. - The hybrid architecture disclosed herein may be simplified as shown in
FIG. 2 for anSoC 200 in which the pull-up and pull-down impedances are fixed rather than tunable.SoC 200 includes a low-voltage data path 205, a high-voltage data path 210, and a hybrid output driver 215 arranged analogously as discussed with regard toSoC 100. However, there is just a single pull-up transistor P1 and corresponding resistor R in hybrid output driver 215. There is thus no pull-up or pull-down tuning so that high-voltage data path 210 does not include corresponding NORgate 155 and ANDgate 160. High-voltage data path 210 thus includes only level-shifter 125.NAND gate 130,buffer 135, andmultiplexers voltage data path 110. Pull-up transistor P1 in hybrid output driver 215 has its gate driven by the output ofmultiplexer 145 from high-voltage data path 210. The pull-up impedance for hybrid output driver 215 during the LP3 mode of operation is thus controlled by the resistance for resistor R. Similarly, the output ofmultiplexer 150 in high-voltage data path 210 drives the gate of a single pull-down transistor M2 having a drain coupled tooutput pad 140 through another resistor R so that the pull-down impedance for hybrid output driver 215 during the LP3 mode of operation is also controlled by the resistance for resistor R. Low-voltage data path 205 includesNAND gate 165,buffer 170, andmultiplexers voltage data path 105. - In hybrid output driver 215, pull-down transistor M2 controls the pull-down impedance during the LP4X mode of operation. During pull-up for the LP4X mode of operation, the LP4X mode signal is asserted to switch on pull-up transistor M3 (which is not instantiated in parallel). The pull-up impedance during the LP4X mode of operation is thus controlled by the resistance of the resistor R tied to the source of transistor M3. For illustration clarity, the LP3 mode off signal that is selected by
multiplexer 150 during the LP4X mode of operation is shown as a binary one inFIG. 2 since that is the value of the LP3 mode off signal when the LP4X mode is enabled. Similarly, the LP4 mode off signal that is selected bymultiplexer 175 during the LP3 mode of operation is shown as a binary one signal inFIG. 2 for illustration clarity since that is the value of the LP4 mode off signal when the LP3 mode is enabled. - A method of operation for a hybrid data path for a hybrid output driver will now be discussed with regard to the flowchart, of
FIG. 3 . The method includes a high-voltagedata mode act 300 of selecting for a high-voltage data signal to form a high-voltage pull-up data signal for the hybrid output driver to cause the hybrid output driver to charge an output terminal to a high-power supply voltage when the high-voltage pull-up data signal is discharged. An example ofact 300 is the selection inmultiplexer 145 for the high-voltage data signal to switch on pull-up transistor P1. The method includes another high-voltagedata mode act 305 of selecting for the high-voltage data signal to form a high-voltage pull-down data signal for the hybrid output driver to cause the hybrid output driver to discharge the output terminal when the high-voltage pull-down signal is charged to the high-power supply voltage. The selection inmultiplexer 150 for the high-voltage data signal to switch on pull-down transistor M2 is an example ofact 305. - The method also includes a low-voltage
data mode act 310 charging both the high-voltage pull-up signal and the high-voltage pull-down signal to the high-power supply voltage. The selection for the high-power supply voltage node bymultiplexers act 310. Finally, the method includes another low-voltagedata mode act 315 of selecting for a low-voltage data signal to form a to discharge the output terminal When the low-voltage pull-down signal is charged to a low-power supply voltage that is less than the high-power supply voltage. The selection inmultiplexer 175 for the low-voltage data signal to switch on pull-down transistor M2 is an example ofact 315. - A hybrid data path for a hybrid output driver as disclosed herein may be advantageously incorporated in any suitable mobile device or electronic system. For example, as shown in
FIG. 4 , acellular telephone 400, alaptop computer 405, and atablet PC 410 may all include a hybrid data path in accordance with the disclosure. Other exemplary electronic systems such as a music player, a video player, a communication device, and a personal computer may also be configured with hybrid data paths constructed in accordance with the disclosure. - It will be appreciated that many modifications, substitutions and variations can be made in and to the materials, apparatus, configurations and methods of use of the devices of the present disclosure without departing from the scope thereof. In light of this, the scope of the present disclosure should not be limited to that of the particular implementations illustrated and described herein, as they are merely by way of some examples thereof, but rather, should be fully commensurate with that of the claims appended hereafter and their functional equivalents.
Claims (23)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/743,872 US10727833B1 (en) | 2019-01-18 | 2020-01-15 | High-voltage and low-voltage data paths of a hybrid output driver |
PCT/US2020/013931 WO2020150509A1 (en) | 2019-01-18 | 2020-01-16 | High-voltage and low-voltage data paths of a hybrid output driver |
KR1020217021653A KR20210110315A (en) | 2019-01-18 | 2020-01-16 | High-Voltage and Low-Voltage Data Paths in Hybrid Output Drivers |
CN202080009773.XA CN113302600B (en) | 2019-01-18 | 2020-01-16 | High voltage data path and low voltage data path of hybrid output driver |
EP20708250.4A EP3912046B1 (en) | 2019-01-18 | 2020-01-16 | High-voltage and low-voltage data paths of a hybrid output driver |
TW109101591A TWI776118B (en) | 2019-01-18 | 2020-01-16 | High-voltage and low-voltage data paths of a hybrid output driver and operation method thereof |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201962794327P | 2019-01-18 | 2019-01-18 | |
US16/743,872 US10727833B1 (en) | 2019-01-18 | 2020-01-15 | High-voltage and low-voltage data paths of a hybrid output driver |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200235737A1 true US20200235737A1 (en) | 2020-07-23 |
US10727833B1 US10727833B1 (en) | 2020-07-28 |
Family
ID=71608533
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/743,872 Active US10727833B1 (en) | 2019-01-18 | 2020-01-15 | High-voltage and low-voltage data paths of a hybrid output driver |
Country Status (6)
Country | Link |
---|---|
US (1) | US10727833B1 (en) |
EP (1) | EP3912046B1 (en) |
KR (1) | KR20210110315A (en) |
CN (1) | CN113302600B (en) |
TW (1) | TWI776118B (en) |
WO (1) | WO2020150509A1 (en) |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6512401B2 (en) | 1999-09-10 | 2003-01-28 | Intel Corporation | Output buffer for high and low voltage bus |
US6801064B1 (en) * | 2002-08-27 | 2004-10-05 | Cypress Semiconductor, Corp | Buffer circuit using low voltage transistors and level shifters |
US8510487B2 (en) * | 2010-02-11 | 2013-08-13 | Silicon Image, Inc. | Hybrid interface for serial and parallel communication |
WO2012103106A1 (en) * | 2011-01-25 | 2012-08-02 | Rambus Inc. | Multi-modal communication interface |
US20120311009A1 (en) * | 2011-06-01 | 2012-12-06 | Jarrett Ben D | Hybrid adder using dynamic and static circuits |
US9641026B2 (en) * | 2011-06-08 | 2017-05-02 | Alstom Technology Ltd. | Enhanced communication infrastructure for hierarchical intelligent power distribution grid |
US9024665B2 (en) * | 2013-03-13 | 2015-05-05 | Intel Corporation | Transmitter with voltage and current mode drivers |
KR102044478B1 (en) | 2013-04-22 | 2019-11-13 | 삼성전자주식회사 | Driver and memory controller having the same |
US9503091B2 (en) * | 2013-11-20 | 2016-11-22 | Globalfoundries Inc. | Wordline decoder circuits for embedded charge trap multi-time-programmable-read-only-memory |
US20160188519A1 (en) * | 2014-12-27 | 2016-06-30 | Intel Corporation | Method, apparatus, system for embedded stream lanes in a high-performance interconnect |
US9762237B1 (en) * | 2016-06-24 | 2017-09-12 | Qualcomm Incorporated | Constant impedance transmitter with variable output voltage limits |
KR102672957B1 (en) * | 2017-02-13 | 2024-06-10 | 에스케이하이닉스 주식회사 | Data output buffer |
US11404094B2 (en) * | 2018-09-27 | 2022-08-02 | Intel Corporation | Transmitter circuitry with N-type pull-up transistor and low output voltage swing |
-
2020
- 2020-01-15 US US16/743,872 patent/US10727833B1/en active Active
- 2020-01-16 CN CN202080009773.XA patent/CN113302600B/en active Active
- 2020-01-16 TW TW109101591A patent/TWI776118B/en active
- 2020-01-16 EP EP20708250.4A patent/EP3912046B1/en active Active
- 2020-01-16 KR KR1020217021653A patent/KR20210110315A/en active Search and Examination
- 2020-01-16 WO PCT/US2020/013931 patent/WO2020150509A1/en unknown
Also Published As
Publication number | Publication date |
---|---|
TW202046129A (en) | 2020-12-16 |
CN113302600A (en) | 2021-08-24 |
TWI776118B (en) | 2022-09-01 |
WO2020150509A1 (en) | 2020-07-23 |
EP3912046B1 (en) | 2024-04-24 |
US10727833B1 (en) | 2020-07-28 |
CN113302600B (en) | 2024-03-22 |
EP3912046C0 (en) | 2024-04-24 |
KR20210110315A (en) | 2021-09-07 |
EP3912046A1 (en) | 2021-11-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10523204B2 (en) | Transmitter circuit and receiver circuit for operating under low voltage | |
US7245152B2 (en) | Voltage-level shifter | |
EP0212584B1 (en) | Output circuit device with stabilized potential | |
US5537070A (en) | Output driver with slew rate control | |
US20090066386A1 (en) | Mtcmos flip-flop with retention function | |
US5625303A (en) | Multiplexer having a plurality of internal data paths that operate at different speeds | |
US6639424B2 (en) | Combined dynamic logic gate and level shifter and method employing same | |
JP3820559B2 (en) | Mode register set circuit of semiconductor device | |
US20240039519A1 (en) | Deglitcher with integrated non-overlap function | |
JPH06104725A (en) | Semiconductor integrated circuit | |
US5751160A (en) | Output buffer with improved operational speed and transitional current | |
JP4575300B2 (en) | Master latch circuit with dynamic flip-flop signal level substitution | |
US10727833B1 (en) | High-voltage and low-voltage data paths of a hybrid output driver | |
US6323685B1 (en) | Threshold voltage scalable buffer with reference level | |
US10707876B1 (en) | High-voltage and low-voltage signaling output driver | |
JPH1117516A (en) | High and low speed output buffer having controlled slew rate | |
EP3859972A2 (en) | Multivoltage high voltage io in low voltage technology | |
JPH05291939A (en) | Cmos self-boosting circuit | |
JP2001024496A (en) | Input and output circuit | |
KR100569382B1 (en) | Data selection logic circuit | |
KR100269294B1 (en) | Semiconductor memory apparatus driving data line throgh low voltage consumption | |
JPH05167432A (en) | Logic circuit | |
JP2000091903A (en) | Output buffer circuit | |
KR20020002537A (en) | Bus line driving circuit for high-speed and low power | |
KR20010063608A (en) | Output buffer circuit in semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: QUALCOMM INCORPORATED, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YIM, YOUNG UK;SCHNEIDER, JACOB;KRISHNAMOORTHY, SATISH;AND OTHERS;SIGNING DATES FROM 20200103 TO 20200303;REEL/FRAME:052027/0549 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: QUALCOMM INCORPORATED, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE 5TH INVENTOR'S EXECUTION PREVIOUSLY RECORDED AT REEL: 052027 FRAME: 0549. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNORS:YIM, YOUNG UK;SCHNEIDER, JACOB;KRISHNAMOORTHY, SATISH;AND OTHERS;SIGNING DATES FROM 20200109 TO 20200303;REEL/FRAME:056589/0629 |
|
AS | Assignment |
Owner name: QUALCOMM INCORPORATED, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YIM, YOUNG UK;SCHNEIDER, JACOB;KRISHNAMOORTHY, SATISH;AND OTHERS;SIGNING DATES FROM 20200109 TO 20200303;REEL/FRAME:057176/0211 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |