US20200219955A1 - Array substrate and manufacturing method thereof - Google Patents
Array substrate and manufacturing method thereof Download PDFInfo
- Publication number
- US20200219955A1 US20200219955A1 US16/824,323 US202016824323A US2020219955A1 US 20200219955 A1 US20200219955 A1 US 20200219955A1 US 202016824323 A US202016824323 A US 202016824323A US 2020219955 A1 US2020219955 A1 US 2020219955A1
- Authority
- US
- United States
- Prior art keywords
- layer
- gate
- etch stop
- drain
- channel region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 75
- 238000004519 manufacturing process Methods 0.000 title abstract description 12
- 239000000463 material Substances 0.000 claims abstract description 78
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 27
- 229920005591 polysilicon Polymers 0.000 claims abstract description 27
- 230000004888 barrier function Effects 0.000 claims description 13
- 238000005530 etching Methods 0.000 abstract description 17
- 239000011810 insulating material Substances 0.000 abstract description 16
- 238000000151 deposition Methods 0.000 abstract description 11
- 239000010410 layer Substances 0.000 description 254
- 238000002161 passivation Methods 0.000 description 16
- 238000010586 diagram Methods 0.000 description 9
- 125000006850 spacer group Chemical group 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 229910004205 SiNX Inorganic materials 0.000 description 3
- 230000002349 favourable effect Effects 0.000 description 3
- 239000010409 thin film Substances 0.000 description 3
- 239000004642 Polyimide Substances 0.000 description 2
- 229910052681 coesite Inorganic materials 0.000 description 2
- 229910052906 cristobalite Inorganic materials 0.000 description 2
- 238000005429 filling process Methods 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 229920000139 polyethylene terephthalate Polymers 0.000 description 2
- 239000005020 polyethylene terephthalate Substances 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 229910052682 stishovite Inorganic materials 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 229910052905 tridymite Inorganic materials 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- -1 polyethylene terephthalate Polymers 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
Images
Classifications
-
- H01L27/3262—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66765—Lateral single gate single channel transistors with inverted structure, i.e. the channel layer is formed after the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78672—Polycrystalline or microcrystalline silicon transistor
- H01L29/78678—Polycrystalline or microcrystalline silicon transistor with inverted-type structure, e.g. with bottom gate
-
- H01L51/0097—
-
- H01L51/56—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K77/00—Constructional details of devices covered by this subclass and not covered by groups H10K10/80, H10K30/80, H10K50/80 or H10K59/80
- H10K77/10—Substrates, e.g. flexible substrates
- H10K77/111—Flexible substrates
-
- H01L51/5253—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K2102/00—Constructional details relating to the organic devices covered by this subclass
- H10K2102/301—Details of OLEDs
- H10K2102/311—Flexible OLED
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K50/00—Organic light-emitting devices
- H10K50/80—Constructional details
- H10K50/84—Passivation; Containers; Encapsulations
- H10K50/844—Encapsulations
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/80—Constructional details
- H10K59/87—Passivation; Containers; Encapsulations
- H10K59/873—Encapsulations
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/549—Organic PV cells
Definitions
- the present disclosure relates to a display technology field, and more particularly to an array substrate and a manufacturing method thereof.
- LTPS TFTs low-temperature polysilicon thin film transistors
- the surface of the active layer deposited by deposition is not smooth, which may result in poor flatness of structures such as gates subsequently deposited on the active layer, the resistance distribution of the interface between the active layer and the gate is apt to be uneven, which leads to the instability of the overall performance.
- the present disclosure provides an array substrate and a manufacturing method thereof.
- a manufacturing method of an array substrate includes the following steps: forming a gate layer on a substrate;
- a gate insulating material layer on the gate layer wherein the gate insulating material layer covers the gate layer and the substrate; forming a polysilicon material layer on the gate insulating material layer; depositing an etch stop material layer on the polysilicon material layer; channel doping the polysilicon material layer; etching the polysilicon material layer, the etch stop material layer and the gate insulating material layer to form an active layer, an etch stop layer and a gate insulating layer, wherein the gate insulating layer covers the gate layer and the substrate, the active layer is formed on the gate layer, the etch stop layer covers the active layer; forming a source/drain layer on the active layer and the gate insulating layer, the active layer being electrically connected to the source/drain layer; and forming a through hole on the source/drain layer to further form a source and a drain, the through hole being corresponding to the active layer, and both of the source and the drain being electrically connected to the active layer.
- the gate layer includes a first gate and a second gate spaced apart from the first gate, the first gate is disposed corresponding to the active layer, and the second gate is electrically connected to the drain.
- the step of etching the polysilicon material layer, the etch stop material layer and the gate insulating material layer to form an active layer, an etch stop layer and a gate insulating layer, wherein the gate insulating layer covers the gate layer and the substrate, the active layer is formed on the gate layer, the etch stop layer covers the active layer further includes:
- the active layer includes a channel region, a first non-channel region and a second non-channel region, the channel region is connected between the first non-channel region and the second non-channel region, the channel region is disposed corresponding to the through hole, an end face of the active layer located at the first non-channel region and away from the channel region is electrically connected to the source, an end face of the active layer located at the second non-channel region and away from the channel region is electrically connected to the drain.
- the step of depositing an etch stop material layer on the polysilicon material layer further includes the following steps:
- the etch stop material layer includes a first etch stop material layer and a second etch stop material layer connected to the first etch stop material layer, the first etch stop material layer is disposed corresponding to the active layer, and a thickness of the first etch stop material layer is greater than a thickness of the second etch stop material layer.
- the thickness of the first etch stop material layer is the same as the thickness of the prefabricated etch stop material layer.
- the manufacturing method further includes: forming an organic light-emitting layer on the source and the drain.
- the step of forming an organic light-emitting layer on the source and the drain specifically includes the following steps:
- a passivation layer on the source and the drain; forming an anode on the passivation layer, the anode being connected to the drain; forming a pixel defining layer on the passivation layer, the pixel defining layer covering the anode, the organic light-emitting layer including the passivation layer, the anode, and the pixel defining layer.
- step of forming a gate layer on a substrate further includes the following steps:
- a barrier layer on a base substrate forming a buffer layer on the barrier layer; forming the gate layer on the buffer layer, wherein the base substrate, the barrier layer and the buffer layer are sequentially stacked to form the substrate.
- An array substrate includes a substrate, a gate layer, a gate insulating layer, an active layer made of polysilicon material, an etch stop layer, a source and a drain, the gate layer is disposed on the substrate, the gate insulating layer covers the gate layer and the substrate, the active layer is disposed on the gate insulating layer, the etch stop layer covers the active layer, the source and the drain are disposed on the etch stop layer, and both of the source and the drain are electrically connected to the active layer.
- the phenomenon of uneven interface resistance caused by the uneven surface caused by the active layer made of the polysilicon material in the top gate structure in the prior art is reduced, improves the stability of the electrical properties of the overall structure.
- the source and drain are not filled by the traditional hole digging, the filling of the source line and the drain line may be prevented, resulting in uneven filling and poor contact. The phenomenon that the filling is incomplete due to air bubbles can be avoided more effectively during the filling process and the contact between the source and the drain and the active layer is more favorable.
- FIG. 1 is a schematic diagram of an array substrate according to an embodiment of the present disclosure.
- FIG. 2 is a flow chart of a manufacturing method of an array substrate according to an embodiment of the present disclosure.
- FIG. 3 is a schematic diagram of a first primary structure.
- FIG. 4 is a schematic diagram of a second primary structure.
- FIG. 5 is a schematic diagram of a third primary structure.
- FIG. 6 is a schematic diagram of a fourth primary structure.
- FIG. 7 is a schematic diagram of a sixth primary structure.
- FIG. 8 is a schematic diagram of a seventh primary structure.
- FIG. 9 is a schematic diagram of an eighth primary structure.
- FIG. 10 is a schematic diagram of a fourth sub-primary structure.
- an embodiment of the present disclosure provides an array substrate 100 .
- the array substrate 100 is applied to a display panel.
- the array substrate 100 includes a substrate 11 , a gate layer 13 , a gate insulating layer 15 , an active layer 17 made of polysilicon material, an etch stop layer 19 , a source 21 and a drain 23 .
- the gate layer 13 is disposed on the substrate 11 .
- the gate insulating layer 15 covers the gate layer 13 and the substrate 11 .
- the active layer 17 is disposed on the gate insulating layer 15 .
- the etch stop layer 19 covers the active layer 17 .
- the source 21 and the drain 23 are disposed on the etch stop layer 19 .
- the source 21 and the drain 23 are both electrically connected to the active layer 17 .
- the substrate 11 is a flexible substrate.
- the array substrate 100 is a flexible display panel.
- the gate layer 13 is formed on the substrate 11 .
- the gate layer 13 includes a first gate 131 and a second gate 133 spaced apart from the first gate 131 .
- the first gate 131 and the second gate 133 are made of metal Mo
- the second gate 135 is disposed corresponding to the terminal region (PAD) of the array substrate 100 .
- the first gate 131 and the second gate 133 may be made of other metals, for example, a single-layer structure of a metal such as Al, Ti, Cu, Cr or the like, or an alloy of AlNd and MoNb. It is also possible to form a laminate of metals such as Al/Mo and Ti/Al/Ti.
- a top surface of the second gate 133 away from the substrate 11 is in contact with the drain 23 .
- the gate insulating layer 15 covers the gate layer 13 .
- the thickness of the gate insulating layer 15 is about 2500 ⁇ .
- the gate insulating layer 15 can be made of a single layer material such as SiNx, SiO 2 or the like, or it can be formed with a stacked layer of insulating materials such as SiNx/SiO 2 and SiNx/Al 2 O 3 .
- the active layer 17 is formed on the gate insulating layer 17 , the active layer 17 includes a channel region 171 , a first non-channel region 173 and a second non-channel region 175 .
- the channel region 171 is connected between the first non-channel region 173 and the second non-channel region 175 .
- the channel region 171 is disposed corresponding to the first gate 131 .
- the active layer 17 is formed by doping a polysilicon material through a channel.
- An end face of the active layer 17 located at the first non-channel region 173 and away from the channel region 171 is electrically connected to the source 21 .
- An end face of the active layer 17 located at the second non-channel region 175 and away from the channel region 171 is electrically connected to the drain 23 .
- the etch stop layer 19 covers the channel region 171 , the first non-channel region 173 , and the second non-channel region 175 .
- the etch stop layer 19 is used to prevent the etching liquid or etching gas from affecting the underlying active layer 17 during manufacturing of the array substrate 100 .
- the source 21 and the drain 23 are formed by depositing a source-drain material layer (not shown) on the etch stop layer 19 and forming a through hole 25 .
- the array substrate 100 further includes an organic light-emitting layer 40 further formed on the source 21 and the drain 23 .
- the organic light-emitting layer 40 includes a passivation layer 41 , an anode 43 , a pixel defining layer 45 , and a spacer 47 .
- the passivation layer 41 covers the source 21 and the drain 23 .
- the anode 43 is formed on the passivation layer 41 and connected to the drain 23 .
- the pixel defining layer 43 is formed on the passivation layer 41 .
- the spacer 47 is formed on the pixel defining layer 43 .
- the substrate 11 includes a base substrate 111 , a barrier layer 113 and a buffer layer 115 .
- the barrier layer 113 is formed on the base substrate 111
- the buffer layer 115 is formed on the barrier layer 113 .
- the base substrate 111 , the barrier layer 113 and the buffer layer 115 are sequentially stacked to form the substrate 11 .
- the base substrate 111 is made of a material such as polyimide (PI) and/or polyethylene terephthalate (PET). It is understood that the base substrate 111 may also be made of a hard material, such as glass.
- the present disclosure also provides a manufacturing method of an array substrate, including the following steps.
- Step 201 Referring to FIG. 3 , forming a gate layer 13 on a substrate 11 .
- the structure formed in Step 201 is the first primary structure 201 .
- the gate layer 13 with the predetermined pattern is formed on the substrate 11 through a mask (not shown).
- Step 202 Referring to FIG. 4 , forming a gate insulating material layer 32 on the gate layer 13 .
- the gate insulating material layer 32 covers the gate layer 13 and the substrate 11 .
- the structure formed in Step 202 is the second primary structure 202 .
- Step 203 Referring to FIG. 5 , forming a polysilicon material layer 34 on the gate insulating material layer 32 .
- the structure formed in Step 203 is the third primary structure 203 .
- Step 204 Referring to FIG. 6 , depositing an etch stop material layer 36 on the polysilicon material layer 34 .
- the structure formed in Step 204 is the fourth primary structure 204 .
- Step 205 Channel doping the polysilicon material layer 34 .
- the structure formed in Step 205 is the fifth primary structure (not shown).
- Step 206 etching the polysilicon material layer 34 , the etch stop material layer 36 and the gate insulating material layer 32 to form the active layer 17 , the etch stop layer 19 and the gate insulating layer 15 .
- the gate insulating layer 15 covers the gate layer 13 and the substrate 11 .
- the active layer 17 is formed on the gate layer 13 .
- the etch stop layer 19 covers the active layer 17 .
- the structure formed in Step 206 is the sixth primary structure 206 .
- Step 207 a source/drain layer 38 is formed on the active layer 17 and the gate insulating layer 15 .
- the active layer 17 is electrically connected to the source/drain layer 20 .
- the structure formed in Step 207 is the seventh primary structure 207 .
- Step 208 Referring to FIG. 9 , forming a through hole 25 on the source/drain layer 38 to form a source 21 and a drain 23 .
- the through hole 25 is disposed corresponding to the active layer 17 .
- Each of the source 21 and the drain 23 is electrically connected to the active layer 17 .
- the structure formed in Step 208 is the eighth primary structure 208 .
- the gate layer 13 includes a first gate 131 and a second gate 133 spaced apart from the first gate 131 .
- the first gate 131 is disposed corresponding to the active layer 17 .
- the second gate 135 is disposed corresponding to a terminal region (not shown) of the array substrate 100 .
- step 206 the step of etching the polysilicon material layer 34 , etch stop material layer 36 and the gate insulating material layer 32 to form the active layer 17 , the etch stop layer 19 covering the active layer 17 , and the gate insulating layer 15 specifically includes the following steps: etching the gate insulating material layer 32 such that a top surface of the second gate 133 away from the substrate 11 is exposed so that the second gate 133 can contact with the drain 23 .
- the active layer 17 includes a channel region 171 , a first non-channel region 173 , and a second non-channel region 175 .
- the channel region 171 is connected between the first non-channel region 173 and the second non-channel region 175 .
- the channel region 171 is disposed corresponding to the position of the first gate 131 .
- the second gate 133 is disposed adjacent to the second non-channel region 175 .
- the through hole 25 is provided corresponding to the channel region 171 .
- step 206 due to the provision of the etch stop layer 19 , the region where the first gate 131 and the second gate 133 are provided is avoided during etching, so as to avoid the influence of etching liquid or etching gas on the gate layer 13 .
- the polysilicon material layer 16 , the etch stop layer 19 and the gate insulating layer 15 located in the non-active layer region 103 are etched and removed by surface-etching, until a top surface of the second gate 133 away from the substrate 11 is exposed.
- the through hole 25 is formed by etching the source/drain layer 20 with a photo mask, and further the source 21 and the drain 23 are formed.
- the drain 23 is in contact with the second gate 133 .
- An end face of the active layer 17 located at the first non-channel region 173 and away from the channel region 171 is electrically connected to the source 21
- an end face of the active layer 17 located at the second non-channel region 175 and away from the channel region 171 is electrically connected to the drain 23 .
- step 204 the step of depositing the etch stop material layer 36 on the polysilicon material layer 34 specifically includes the following steps.
- Step 2041 Referring to FIG. 10 , depositing a layer of prefabricated etch stop material 360 on the polysilicon material layer 34 .
- the structure formed in step 2041 is the fourth sub-primary structure 2041 .
- the etch stop material layer 36 includes a first etch stop material layer 361 and a second etch stop material layer 363 connected to the first etch stop material layer 361 .
- the first etch stop material layer 361 is disposed corresponding to the active layer 17
- the first etch stop material layer 361 is disposed corresponding to the first gate 131
- the thickness of the first etch stop material layer 361 is greater than the thickness of the second etch stop material layer 363 .
- the thickness of the prefabricated etch stop material layer 360 formed in step 2041 is about 3000 ⁇ .
- the thickness of the first etch stop material layer 361 is the same as the thickness of the prefabricated etch stop material layer 360 formed in step 2041 .
- the thickness of the first etch stop material layer 361 retains the original thickness of the prefabricated etch stop material layer 360
- the thickness of the second etch stop layer 363 is about 500 ⁇ , which avoids the influence of the subsequent etching process on the underlying material and further affects the performance of the array substrate 100 .
- the etch stop material layer 36 is etched through a mask to form a first etch stop material layer 361 and a second etch stop material layer 363 connected to the first etch stop material layer 361 .
- the phenomenon of uneven filling and poor contact may be avoided when filling the source line and the drain line. It is more favorable for the contact between the source 21 and the drain 23 and the active layer 17 .
- the manufacturing method further includes step 209 : forming an organic light-emitting layer 40 on the source 21 and the drain 23 , the organic light-emitting layer 40 includes a passivation layer 41 , an anode 43 , and a pixel defining layer 45 .
- step 209 the step of forming the organic light-emitting layer 40 on the source 21 and the drain 23 specifically includes the following steps.
- Step 2091 Depositing a passivation layer 41 on the source 21 and the drain 23 .
- step 2091 forming a passivation layer 41 on the source 21 and the drain 23 through a mask, and forming a through hole 411 on the passivation layer 41 .
- Step 2092 Forming an anode 45 on the passivation layer 41 , and connecting the anode 43 to the drain 23 .
- step 2092 forming an anode 45 on the passivation layer 41 through a mask, and connecting the anode 45 to the drain 23 through the through hole 411 .
- Step 2093 Forming a pixel defining layer 45 on the passivation layer 41 , wherein the pixel defining layer 45 covers the anode 43 .
- step 2093 Forming a spacer 47 on the pixel defining layer 45 .
- the spacer 47 serves to support the cell thickness.
- a pixel defining layer 45 and a spacer 47 are formed on the passivation layer 41 through a mask.
- step 201 the step of forming the gate layer 13 on the substrate 11 specifically includes the following steps.
- Step 2011 Forming a barrier layer 113 on the substrate 111 .
- Step 2012 Forming a buffer layer 115 on the barrier layer 113 .
- Step 2013 Forming the gate layer 13 on the buffer layer 115 .
- the substrate 111 , the barrier layer 113 , and the buffer layer 115 are sequentially stacked to form the substrate 11 .
- step 2013 Forming the gate layer 13 on the buffer layer 115 through a mask.
- the array substrate 100 and the manufacturing method thereof provided by the present disclosure since the array substrate 100 has a bottom gate structure, the phenomenon of uneven interface resistance caused by surface irregularities caused by grain boundaries in the polysilicon in the top gate structure in the prior art is reduced, and improves the stability of the electrical properties of the thin film transistor.
- the source and drain are not filled by the traditional hole digging, the filling of the source line and the drain line may be prevented, resulting in uneven filling and poor contact. The phenomenon that the filling is incomplete due to air bubbles during the filling process can be avoided, and the contact between the source 21 , the drain 23 and the active layer 17 is more favorable.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Geometry (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
- This application is a continuation application of PCT Patent Application No. PCT/CN2018/072735, filed Jan. 15, 2018, which claims the priority benefit of Chinese Patent Application No. CN 201711361236.8, filed Dec. 18, 2017, and division application of U.S. Ser. No. 15/979,335, filed May 14, 2018, which is herein incorporated by reference in its entirety.
- The present disclosure relates to a display technology field, and more particularly to an array substrate and a manufacturing method thereof.
- At present, low-temperature polysilicon thin film transistors (LTPS TFTs) receive much attention for their high electron mobility and stability. Most of the traditional low-temperature polysilicon thin-film transistor using the top gate structure. However, the surface of the active layer deposited by deposition is not smooth, which may result in poor flatness of structures such as gates subsequently deposited on the active layer, the resistance distribution of the interface between the active layer and the gate is apt to be uneven, which leads to the instability of the overall performance.
- In order to solve the aforementioned problems, the present disclosure provides an array substrate and a manufacturing method thereof.
- A manufacturing method of an array substrate includes the following steps: forming a gate layer on a substrate;
- forming a gate insulating material layer on the gate layer, wherein the gate insulating material layer covers the gate layer and the substrate;
forming a polysilicon material layer on the gate insulating material layer;
depositing an etch stop material layer on the polysilicon material layer;
channel doping the polysilicon material layer;
etching the polysilicon material layer, the etch stop material layer and the gate insulating material layer to form an active layer, an etch stop layer and a gate insulating layer, wherein the gate insulating layer covers the gate layer and the substrate, the active layer is formed on the gate layer, the etch stop layer covers the active layer;
forming a source/drain layer on the active layer and the gate insulating layer, the active layer being electrically connected to the source/drain layer; and
forming a through hole on the source/drain layer to further form a source and a drain, the through hole being corresponding to the active layer, and both of the source and the drain being electrically connected to the active layer. - Further, the gate layer includes a first gate and a second gate spaced apart from the first gate, the first gate is disposed corresponding to the active layer, and the second gate is electrically connected to the drain.
- Further, the step of etching the polysilicon material layer, the etch stop material layer and the gate insulating material layer to form an active layer, an etch stop layer and a gate insulating layer, wherein the gate insulating layer covers the gate layer and the substrate, the active layer is formed on the gate layer, the etch stop layer covers the active layer further includes:
- etching the gate insulating material layer such that a top surface of the second gate away from the substrate is exposed to enable the second gate to be in contact with the drain.
- Further, the active layer includes a channel region, a first non-channel region and a second non-channel region, the channel region is connected between the first non-channel region and the second non-channel region, the channel region is disposed corresponding to the through hole, an end face of the active layer located at the first non-channel region and away from the channel region is electrically connected to the source, an end face of the active layer located at the second non-channel region and away from the channel region is electrically connected to the drain.
- Further, the step of depositing an etch stop material layer on the polysilicon material layer further includes the following steps:
- depositing a prefabricated etch stop material layer on the polysilicon material layer; etching the prefabricated etch stop material layer to form the etch stop material layer; wherein the etch stop material layer includes a first etch stop material layer and a second etch stop material layer connected to the first etch stop material layer, the first etch stop material layer is disposed corresponding to the active layer, and a thickness of the first etch stop material layer is greater than a thickness of the second etch stop material layer.
- Further, the thickness of the first etch stop material layer is the same as the thickness of the prefabricated etch stop material layer.
- Further, after the step of forming a through hole on the source/drain layer to further form a source and a drain, the through hole being corresponding to the active layer, and both of the source and the drain being electrically connected to the active layer, the manufacturing method further includes: forming an organic light-emitting layer on the source and the drain.
- Further, the step of forming an organic light-emitting layer on the source and the drain specifically includes the following steps:
- depositing a passivation layer on the source and the drain;
forming an anode on the passivation layer, the anode being connected to the drain;
forming a pixel defining layer on the passivation layer, the pixel defining layer covering the anode, the organic light-emitting layer including the passivation layer, the anode, and the pixel defining layer. - Further, the step of forming a gate layer on a substrate further includes the following steps:
- forming a barrier layer on a base substrate;
forming a buffer layer on the barrier layer;
forming the gate layer on the buffer layer, wherein the base substrate, the barrier layer and the buffer layer are sequentially stacked to form the substrate. - An array substrate includes a substrate, a gate layer, a gate insulating layer, an active layer made of polysilicon material, an etch stop layer, a source and a drain, the gate layer is disposed on the substrate, the gate insulating layer covers the gate layer and the substrate, the active layer is disposed on the gate insulating layer, the etch stop layer covers the active layer, the source and the drain are disposed on the etch stop layer, and both of the source and the drain are electrically connected to the active layer.
- In the array substrate provided by the present disclosure and the manufacturing method thereof, since the array substrate has a bottom gate structure, the phenomenon of uneven interface resistance caused by the uneven surface caused by the active layer made of the polysilicon material in the top gate structure in the prior art is reduced, improves the stability of the electrical properties of the overall structure. In addition, since the source and drain are not filled by the traditional hole digging, the filling of the source line and the drain line may be prevented, resulting in uneven filling and poor contact. The phenomenon that the filling is incomplete due to air bubbles can be avoided more effectively during the filling process and the contact between the source and the drain and the active layer is more favorable.
- To describe the technical solutions in the embodiments of the present disclosure more clearly, the following briefly introduces the accompanying drawings required for describing the embodiments. Apparently, the accompanying drawings in the following description show merely some embodiments of the present disclosure, and a person of ordinary skill in the art may still derive other drawings from these accompanying drawings without creative efforts.
-
FIG. 1 is a schematic diagram of an array substrate according to an embodiment of the present disclosure. -
FIG. 2 is a flow chart of a manufacturing method of an array substrate according to an embodiment of the present disclosure. -
FIG. 3 is a schematic diagram of a first primary structure. -
FIG. 4 is a schematic diagram of a second primary structure. -
FIG. 5 is a schematic diagram of a third primary structure. -
FIG. 6 is a schematic diagram of a fourth primary structure. -
FIG. 7 is a schematic diagram of a sixth primary structure. -
FIG. 8 is a schematic diagram of a seventh primary structure. -
FIG. 9 is a schematic diagram of an eighth primary structure. -
FIG. 10 is a schematic diagram of a fourth sub-primary structure. - The technical solutions in the embodiments of the present disclosure will be described clearly and completely hereinafter with reference to the accompanying drawings in the embodiments of the present disclosure. Apparently, the described embodiments are merely some but not all of the embodiments of the present disclosure. All other embodiments obtained by persons of ordinary skill in the art based on the embodiments of the present disclosure without paying any creative efforts shall fall within the protection scope of the present disclosure.
- Referring to
FIG. 1 , an embodiment of the present disclosure provides anarray substrate 100. Thearray substrate 100 is applied to a display panel. Thearray substrate 100 includes asubstrate 11, agate layer 13, agate insulating layer 15, anactive layer 17 made of polysilicon material, anetch stop layer 19, asource 21 and adrain 23. Thegate layer 13 is disposed on thesubstrate 11. Thegate insulating layer 15 covers thegate layer 13 and thesubstrate 11. Theactive layer 17 is disposed on thegate insulating layer 15. Theetch stop layer 19 covers theactive layer 17. Thesource 21 and thedrain 23 are disposed on theetch stop layer 19. Thesource 21 and thedrain 23 are both electrically connected to theactive layer 17. - In the present embodiment, the
substrate 11 is a flexible substrate. Thearray substrate 100 is a flexible display panel. - The
gate layer 13 is formed on thesubstrate 11. Thegate layer 13 includes afirst gate 131 and asecond gate 133 spaced apart from thefirst gate 131. In the present embodiment, thefirst gate 131 and thesecond gate 133 are made of metal Mo, and the second gate 135 is disposed corresponding to the terminal region (PAD) of thearray substrate 100. In other embodiments, thefirst gate 131 and thesecond gate 133 may be made of other metals, for example, a single-layer structure of a metal such as Al, Ti, Cu, Cr or the like, or an alloy of AlNd and MoNb. It is also possible to form a laminate of metals such as Al/Mo and Ti/Al/Ti. A top surface of thesecond gate 133 away from thesubstrate 11 is in contact with thedrain 23. - The
gate insulating layer 15 covers thegate layer 13. In the present embodiment, the thickness of thegate insulating layer 15 is about 2500 Å. It can be understood that thegate insulating layer 15 can be made of a single layer material such as SiNx, SiO2 or the like, or it can be formed with a stacked layer of insulating materials such as SiNx/SiO2 and SiNx/Al2O3. - The
active layer 17 is formed on thegate insulating layer 17, theactive layer 17 includes achannel region 171, a firstnon-channel region 173 and a secondnon-channel region 175. Thechannel region 171 is connected between the firstnon-channel region 173 and the secondnon-channel region 175. Thechannel region 171 is disposed corresponding to thefirst gate 131. In the present embodiment, theactive layer 17 is formed by doping a polysilicon material through a channel. An end face of theactive layer 17 located at the firstnon-channel region 173 and away from thechannel region 171 is electrically connected to thesource 21. An end face of theactive layer 17 located at the secondnon-channel region 175 and away from thechannel region 171 is electrically connected to thedrain 23. - The
etch stop layer 19 covers thechannel region 171, the firstnon-channel region 173, and the secondnon-channel region 175. Theetch stop layer 19 is used to prevent the etching liquid or etching gas from affecting the underlyingactive layer 17 during manufacturing of thearray substrate 100. - In this embodiment, the
source 21 and thedrain 23 are formed by depositing a source-drain material layer (not shown) on theetch stop layer 19 and forming a throughhole 25. - Further, the
array substrate 100 further includes an organic light-emittinglayer 40 further formed on thesource 21 and thedrain 23. The organic light-emittinglayer 40 includes apassivation layer 41, ananode 43, apixel defining layer 45, and aspacer 47. Thepassivation layer 41 covers thesource 21 and thedrain 23. Theanode 43 is formed on thepassivation layer 41 and connected to thedrain 23. Thepixel defining layer 43 is formed on thepassivation layer 41. Thespacer 47 is formed on thepixel defining layer 43. - Further, the
substrate 11 includes a base substrate 111, abarrier layer 113 and abuffer layer 115. Thebarrier layer 113 is formed on the base substrate 111, and thebuffer layer 115 is formed on thebarrier layer 113. The base substrate 111, thebarrier layer 113 and thebuffer layer 115 are sequentially stacked to form thesubstrate 11. The base substrate 111 is made of a material such as polyimide (PI) and/or polyethylene terephthalate (PET). It is understood that the base substrate 111 may also be made of a hard material, such as glass. - Referring to
FIG. 2 , the present disclosure also provides a manufacturing method of an array substrate, including the following steps. -
Step 201. Referring toFIG. 3 , forming agate layer 13 on asubstrate 11. The structure formed inStep 201 is the firstprimary structure 201. - In the present embodiment, the
gate layer 13 with the predetermined pattern is formed on thesubstrate 11 through a mask (not shown). -
Step 202. Referring toFIG. 4 , forming a gate insulatingmaterial layer 32 on thegate layer 13. The gate insulatingmaterial layer 32 covers thegate layer 13 and thesubstrate 11. The structure formed inStep 202 is the secondprimary structure 202. -
Step 203. Referring toFIG. 5 , forming apolysilicon material layer 34 on the gate insulatingmaterial layer 32. The structure formed inStep 203 is the thirdprimary structure 203. -
Step 204. Referring toFIG. 6 , depositing an etchstop material layer 36 on thepolysilicon material layer 34. The structure formed inStep 204 is the fourthprimary structure 204. -
Step 205. Channel doping thepolysilicon material layer 34. The structure formed inStep 205 is the fifth primary structure (not shown). -
Step 206. Referring toFIG. 7 , etching thepolysilicon material layer 34, the etchstop material layer 36 and the gate insulatingmaterial layer 32 to form theactive layer 17, theetch stop layer 19 and thegate insulating layer 15. Thegate insulating layer 15 covers thegate layer 13 and thesubstrate 11. Theactive layer 17 is formed on thegate layer 13. Theetch stop layer 19 covers theactive layer 17. The structure formed inStep 206 is the sixthprimary structure 206. -
Step 207. Referring toFIG. 8 , a source/drain layer 38 is formed on theactive layer 17 and thegate insulating layer 15. Theactive layer 17 is electrically connected to the source/drain layer 20. The structure formed inStep 207 is the seventhprimary structure 207. -
Step 208. Referring toFIG. 9 , forming a throughhole 25 on the source/drain layer 38 to form asource 21 and adrain 23. The throughhole 25 is disposed corresponding to theactive layer 17. Each of thesource 21 and thedrain 23 is electrically connected to theactive layer 17. The structure formed inStep 208 is the eighthprimary structure 208. - Further, the
gate layer 13 includes afirst gate 131 and asecond gate 133 spaced apart from thefirst gate 131. Thefirst gate 131 is disposed corresponding to theactive layer 17. The second gate 135 is disposed corresponding to a terminal region (not shown) of thearray substrate 100. - In
step 206, the step of etching thepolysilicon material layer 34, etchstop material layer 36 and the gate insulatingmaterial layer 32 to form theactive layer 17, theetch stop layer 19 covering theactive layer 17, and thegate insulating layer 15 specifically includes the following steps: etching the gate insulatingmaterial layer 32 such that a top surface of thesecond gate 133 away from thesubstrate 11 is exposed so that thesecond gate 133 can contact with thedrain 23. - Further, the
active layer 17 includes achannel region 171, a firstnon-channel region 173, and a secondnon-channel region 175. Thechannel region 171 is connected between the firstnon-channel region 173 and the secondnon-channel region 175. Thechannel region 171 is disposed corresponding to the position of thefirst gate 131. Thesecond gate 133 is disposed adjacent to the secondnon-channel region 175. The throughhole 25 is provided corresponding to thechannel region 171. - In
step 206, due to the provision of theetch stop layer 19, the region where thefirst gate 131 and thesecond gate 133 are provided is avoided during etching, so as to avoid the influence of etching liquid or etching gas on thegate layer 13. In addition, the polysilicon material layer 16, theetch stop layer 19 and thegate insulating layer 15 located in thenon-active layer region 103 are etched and removed by surface-etching, until a top surface of thesecond gate 133 away from thesubstrate 11 is exposed. - In
step 208, the throughhole 25 is formed by etching the source/drain layer 20 with a photo mask, and further thesource 21 and thedrain 23 are formed. Thedrain 23 is in contact with thesecond gate 133. An end face of theactive layer 17 located at the firstnon-channel region 173 and away from thechannel region 171 is electrically connected to thesource 21, an end face of theactive layer 17 located at the secondnon-channel region 175 and away from thechannel region 171 is electrically connected to thedrain 23. - Further, in
step 204, the step of depositing the etchstop material layer 36 on thepolysilicon material layer 34 specifically includes the following steps. -
Step 2041. Referring toFIG. 10 , depositing a layer of prefabricatedetch stop material 360 on thepolysilicon material layer 34. The structure formed instep 2041 is the fourthsub-primary structure 2041. - Step 2042. Referring to
FIG. 6 again, etching the prefabricated etchstop material layer 360 to form an etchstop material layer 36, the etchstop material layer 36 includes a first etchstop material layer 361 and a second etchstop material layer 363 connected to the first etchstop material layer 361. The first etchstop material layer 361 is disposed corresponding to theactive layer 17, the first etchstop material layer 361 is disposed corresponding to thefirst gate 131, the thickness of the first etchstop material layer 361 is greater than the thickness of the second etchstop material layer 363. - In the present embodiment, the thickness of the prefabricated etch
stop material layer 360 formed instep 2041 is about 3000 Å. In step 2042, the thickness of the first etchstop material layer 361 is the same as the thickness of the prefabricated etchstop material layer 360 formed instep 2041. In other words, the thickness of the first etchstop material layer 361 retains the original thickness of the prefabricated etchstop material layer 360, the thickness of the secondetch stop layer 363 is about 500 Å, which avoids the influence of the subsequent etching process on the underlying material and further affects the performance of thearray substrate 100. - In step 2042, the etch
stop material layer 36 is etched through a mask to form a first etchstop material layer 361 and a second etchstop material layer 363 connected to the first etchstop material layer 361. - Because the conventional method of filling the holes with the source and the drain is not adopted, the phenomenon of uneven filling and poor contact may be avoided when filling the source line and the drain line. It is more favorable for the contact between the
source 21 and thedrain 23 and theactive layer 17. - Further, referring to
FIG. 1 again. After thestep 208, the manufacturing method further includes step 209: forming an organic light-emittinglayer 40 on thesource 21 and thedrain 23, the organic light-emittinglayer 40 includes apassivation layer 41, ananode 43, and apixel defining layer 45. - In step 209, the step of forming the organic light-emitting
layer 40 on thesource 21 and thedrain 23 specifically includes the following steps. - Step 2091. Depositing a
passivation layer 41 on thesource 21 and thedrain 23. - Further, in step 2091, forming a
passivation layer 41 on thesource 21 and thedrain 23 through a mask, and forming a through hole 411 on thepassivation layer 41. - Step 2092. Forming an
anode 45 on thepassivation layer 41, and connecting theanode 43 to thedrain 23. - Further, in step 2092, forming an
anode 45 on thepassivation layer 41 through a mask, and connecting theanode 45 to thedrain 23 through the through hole 411. - Step 2093. Forming a
pixel defining layer 45 on thepassivation layer 41, wherein thepixel defining layer 45 covers theanode 43. - Further, in step 2093. Forming a
spacer 47 on thepixel defining layer 45. Thespacer 47 serves to support the cell thickness. Apixel defining layer 45 and aspacer 47 are formed on thepassivation layer 41 through a mask. - Further, in
step 201, the step of forming thegate layer 13 on thesubstrate 11 specifically includes the following steps. - Step 2011. Forming a
barrier layer 113 on the substrate 111. - Step 2012. Forming a
buffer layer 115 on thebarrier layer 113. - Step 2013. Forming the
gate layer 13 on thebuffer layer 115. The substrate 111, thebarrier layer 113, and thebuffer layer 115 are sequentially stacked to form thesubstrate 11. - In step 2013. Forming the
gate layer 13 on thebuffer layer 115 through a mask. - In the
array substrate 100 and the manufacturing method thereof provided by the present disclosure, since thearray substrate 100 has a bottom gate structure, the phenomenon of uneven interface resistance caused by surface irregularities caused by grain boundaries in the polysilicon in the top gate structure in the prior art is reduced, and improves the stability of the electrical properties of the thin film transistor. In addition, since the source and drain are not filled by the traditional hole digging, the filling of the source line and the drain line may be prevented, resulting in uneven filling and poor contact. The phenomenon that the filling is incomplete due to air bubbles during the filling process can be avoided, and the contact between thesource 21, thedrain 23 and theactive layer 17 is more favorable. - It can be understood that the above disclosure is only the preferred embodiments of the present disclosure and certainly can not be used to limit the scope of the present disclosure. People of ordinary skill in the art may understand that all or part of the procedures for implementing the foregoing embodiments and equivalent changes made according to the claims of the present disclosure still fall within the scope of the present disclosure.
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/824,323 US10727289B1 (en) | 2017-12-18 | 2020-03-19 | Array substrate and manufacturing method thereof |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201711361236 | 2017-12-18 | ||
CN201711361236.8A CN108039352B (en) | 2017-12-18 | 2017-12-18 | Array substrate and manufacturing method thereof |
CN201711361236.8 | 2017-12-18 | ||
PCT/CN2018/072735 WO2019119584A1 (en) | 2017-12-18 | 2018-01-15 | Array substrate and fabrication method therefor |
US15/979,335 US10651257B2 (en) | 2017-12-18 | 2018-05-14 | Array substrate and manufacturing method thereof |
US16/824,323 US10727289B1 (en) | 2017-12-18 | 2020-03-19 | Array substrate and manufacturing method thereof |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/979,335 Division US10651257B2 (en) | 2017-12-18 | 2018-05-14 | Array substrate and manufacturing method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200219955A1 true US20200219955A1 (en) | 2020-07-09 |
US10727289B1 US10727289B1 (en) | 2020-07-28 |
Family
ID=66814733
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/979,335 Active 2038-02-15 US10651257B2 (en) | 2017-12-18 | 2018-05-14 | Array substrate and manufacturing method thereof |
US16/824,323 Active US10727289B1 (en) | 2017-12-18 | 2020-03-19 | Array substrate and manufacturing method thereof |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/979,335 Active 2038-02-15 US10651257B2 (en) | 2017-12-18 | 2018-05-14 | Array substrate and manufacturing method thereof |
Country Status (1)
Country | Link |
---|---|
US (2) | US10651257B2 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111668239B (en) * | 2020-06-19 | 2022-11-08 | 武汉华星光电半导体显示技术有限公司 | OLED display panel and preparation method thereof |
CN114203730B (en) * | 2021-12-09 | 2023-05-30 | 深圳市华星光电半导体显示技术有限公司 | Display panel and manufacturing method thereof |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5470769A (en) | 1990-03-27 | 1995-11-28 | Goldstar Co., Ltd. | Process for the preparation of a thin film transistor |
JP3516424B2 (en) * | 1996-03-10 | 2004-04-05 | 株式会社半導体エネルギー研究所 | Thin film semiconductor device |
US6013930A (en) * | 1997-09-24 | 2000-01-11 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device having laminated source and drain regions and method for producing the same |
KR100305527B1 (en) * | 1998-07-09 | 2001-11-01 | 니시무로 타이죠 | Method and apparatus for manufactu ring semiconductor device |
TWI251349B (en) * | 2004-11-22 | 2006-03-11 | Au Optronics Corp | Method of forming thin film transistor |
JP5003277B2 (en) * | 2007-05-18 | 2012-08-15 | ソニー株式会社 | Thin film crystallization method, thin film semiconductor device manufacturing method, electronic device manufacturing method, and display device manufacturing method |
JP5303119B2 (en) * | 2007-06-05 | 2013-10-02 | 株式会社ジャパンディスプレイ | Semiconductor device |
JP2010040848A (en) | 2008-08-06 | 2010-02-18 | Hitachi Displays Ltd | Liquid crystal display device |
JP5315468B2 (en) * | 2011-02-07 | 2013-10-16 | シャープ株式会社 | Active matrix substrate manufacturing method, display panel, and display device |
WO2012153364A1 (en) * | 2011-05-10 | 2012-11-15 | パナソニック株式会社 | Thin film semiconductor device for displays, and method for producing thin film semiconductor device for displays |
CN103943628B (en) | 2013-10-14 | 2017-01-11 | 上海天马微电子有限公司 | TFT array substrate, manufacturing method and display panel thereof |
CN103489882A (en) | 2013-10-17 | 2014-01-01 | 京东方科技集团股份有限公司 | Array substrate, preparation method for same and display device |
KR20150066690A (en) * | 2013-12-09 | 2015-06-17 | 삼성디스플레이 주식회사 | Thin film transistor substrate and method of manufacturing the same |
CN104934439B (en) | 2015-04-28 | 2018-10-26 | 深圳市华星光电技术有限公司 | The production method and its structure of TFT substrate |
CN106876476B (en) | 2017-02-16 | 2020-04-17 | 京东方科技集团股份有限公司 | Thin film transistor, preparation method thereof, array substrate and electronic equipment |
CN107039284A (en) * | 2017-04-17 | 2017-08-11 | 武汉华星光电技术有限公司 | A kind of method for making low-temperature polysilicon film transistor |
CN107591413B (en) | 2017-08-09 | 2020-02-07 | 武汉华星光电半导体显示技术有限公司 | Preparation method of TFT substrate, TFT substrate and OLED display panel |
US10763104B2 (en) * | 2017-09-28 | 2020-09-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of forming differential etch stop layer using directional plasma to activate surface on device structure |
-
2018
- 2018-05-14 US US15/979,335 patent/US10651257B2/en active Active
-
2020
- 2020-03-19 US US16/824,323 patent/US10727289B1/en active Active
Also Published As
Publication number | Publication date |
---|---|
US10727289B1 (en) | 2020-07-28 |
US20190189719A1 (en) | 2019-06-20 |
US10651257B2 (en) | 2020-05-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN108493198B (en) | Array substrate, manufacturing method thereof and organic light emitting diode display device | |
CN108962946B (en) | Display panel and method for manufacturing the same | |
US9660060B2 (en) | Thin film transistor and fabricating method thereof | |
WO2018188146A1 (en) | Array substrate, display device and manufacturing method therefor | |
CN107658345B (en) | Oxide thin film transistor, preparation method thereof, array substrate and display device | |
US9911618B2 (en) | Low temperature poly-silicon thin film transistor, fabricating method thereof, array substrate and display device | |
WO2016123974A1 (en) | Thin-film transistor, pixel structure, manufacturing methods therefor, array substrate and display device | |
US20170170330A1 (en) | Thin film transistors (tfts), manufacturing methods of tfts, and display devices | |
US9406701B2 (en) | Array substrate and method for fabricating the same, and display device | |
WO2019061813A1 (en) | Esl-type tft substrate and manufacturing method therefor | |
US11895870B2 (en) | Display panel and display device | |
US10727289B1 (en) | Array substrate and manufacturing method thereof | |
WO2017202057A1 (en) | Electronic device, thin-film transistor, and array substrate and manufacturing method thereof | |
US10205029B2 (en) | Thin film transistor, manufacturing method thereof, and display device | |
US10361261B2 (en) | Manufacturing method of TFT substrate, TFT substrate, and OLED display panel | |
WO2019062738A1 (en) | Thin-film transistor, array substrate and display apparatus | |
WO2016090807A1 (en) | Array substrate, manufacturing method therefor, and display device | |
EP3001460B1 (en) | Thin film transistor and preparation method therefor, display substrate, and display apparatus | |
CN105552084A (en) | Thin film transistor and preparation method thereof, array substrate and display device | |
CN110707106A (en) | Thin film transistor, preparation method and display device | |
CN108039352B (en) | Array substrate and manufacturing method thereof | |
US9620648B2 (en) | Thin film transistor, array substrate and display device | |
WO2020232946A1 (en) | Structure with improved metal oxide tft characteristics and manufacturing method therefor | |
US20240040834A1 (en) | Flexible display panel and flexible array substrate | |
CN115036271B (en) | Metal oxide semiconductor thin film transistor array substrate, manufacturing method thereof and display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: WUHAN CHINA STAR OPTOELECTRONICS SEMICONDUCTOR DISPLAY TECHNOLOGY CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BAI, SIHANG;REEL/FRAME:052171/0202 Effective date: 20180226 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |