US20200219766A1 - Semiconductor structure and method for fabricating the same - Google Patents
Semiconductor structure and method for fabricating the same Download PDFInfo
- Publication number
- US20200219766A1 US20200219766A1 US16/703,879 US201916703879A US2020219766A1 US 20200219766 A1 US20200219766 A1 US 20200219766A1 US 201916703879 A US201916703879 A US 201916703879A US 2020219766 A1 US2020219766 A1 US 2020219766A1
- Authority
- US
- United States
- Prior art keywords
- layer
- component
- vertical
- lateral
- liner
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76849—Barrier, adhesion or liner layers formed in openings in a dielectric the layer being positioned on top of the main fill metal
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53214—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
- H01L23/53219—Aluminium alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53214—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
- H01L23/53223—Additional layers associated with aluminium layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53257—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a refractory metal
- H01L23/53261—Refractory-metal alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53257—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a refractory metal
- H01L23/53266—Additional layers associated with refractory-metal layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
- H01L21/28568—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System the conductive layers comprising transition metals
Definitions
- the present disclosure generally relates to fabrication of semiconductor device, and more particularly pertains to providing interconnect structure for semiconductor device having enhanced electrical characteristics.
- IMCs intermetallic composites
- FIG. 1 shows a regional cross section view of an exemplary semiconductor device in accordance with some embodiments of the instant disclosure.
- FIG. 2 illustrates a schematic regional cross-sectional view of an exemplary interconnect structure.
- FIGS. 3( a )-( c ) are schematic illustrations that show intermediate structures during various stages of fabrication processes in accordance with some embodiments of the instant disclosure.
- FIGS. 4( a )-( c ) are schematic illustrations that show intermediate structures during various stages of fabrication processes in accordance with some embodiments of the instant disclosure.
- FIGS. 5( a )-( c ) are schematic illustrations that show intermediate structures during various stages of fabrication processes in accordance with some embodiments of the instant disclosure.
- FIGS. 6( a )-( c ) are schematic illustrations that show intermediate structures during various stages of fabrication processes in accordance with some embodiments of the instant disclosure.
- FIG. 7 illustrates a schematic regional cross-sectional view of an exemplary interconnect structure in accordance with some embodiments of the present disclosure.
- FIGS. 1 to 5 The description will be made as to the exemplary embodiments in conjunction with the accompanying drawings in FIGS. 1 to 5 .
- FIG. 1 shows a regional cross section view of a semiconductor device in accordance with some embodiments of the instant disclosure.
- the exemplary device includes a substrate 100 over which multiple layers of integrated circuit devices and features are formed. For illustrational simplicity and clarity, some detail/sub components of the exemplary device are not explicitly labeled in the instant figure.
- the substrate 100 may comprise a crystalline silicon substrate.
- the substrate may comprise various doped regions depending on design requirements (e.g., p-type substrate or n-type substrate).
- the doped regions may be doped with p-type dopant, such as boron or BF2; n-type dopant, such as phosphorus or arsenic; and/or combinations thereof.
- the substrate 100 may be made of other suitable elemental semiconductor, such as diamond or germanium; a suitable compound semiconductor material, such as silicon carbide, gallium arsenide, gallium phosphide, indium phosphide, indium arsenide, and indium antimonide; an alloy semiconductor including SiGe, SiGeSn, GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, and GaInAsP; other suitable materials; or combinations thereof.
- suitable elemental semiconductor such as diamond or germanium
- a suitable compound semiconductor material such as silicon carbide, gallium arsenide, gallium phosphide, indium phosphide, indium arsenide, and indium antimonide
- an alloy semiconductor including SiGe, SiGeSn, GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, and GaInAsP; other suitable materials; or combinations thereof.
- the substrate may include an epitaxial layer (epi-layer) and/or may include a silicon-on-insulator (SOI) structure, such as a silicon-on-insulator (SOI) structure, SiGe-on insulator (SiGeOI), Ge on insulator (GeOI) and the like.
- SOI silicon-on-insulator
- SiGeOI SiGe-on insulator
- GeOI Ge on insulator
- FIG. 1 shows a substrate of an exemplary device that includes two co-planar arranged functional regions defined thereon, e.g., a cell region 110 and a periphery region 120 .
- the cell region 110 provides space to accommodate active circuit components (e.g., selection transistor 112 ) and passive circuit components (e.g., storage element, such as capacitor 116 ) of a dynamic random access memory (DRAM) device.
- the periphery region 120 houses circuit components for supporting various functions of the DRAM operation, such as read out circuits, decoder circuits, and amplifier circuits.
- Different functional regions may include circuit components of different critical dimensions based on different design rules.
- the devices in different functional regions may be designed to function under different operational requirements (e.g., different voltage rage).
- Devices of different feature dimensions may be arranged on the same plane of a substrate (e.g., circuit chip) to achieve higher degree of integration, hence reduce signal path and enhance device performance.
- the cell region may comprise array of memory unit cells.
- Each of the memory cell units typically includes a bit storage component (e.g., storage capacitor 116 ) and a selection component (e.g., transistor 112 ).
- the unit cells may employ suitable cell architecture, e.g., a 1-T cell format (as shown in the instant example) or other types of cell arrangement (such as a 3T cell layout, not shown).
- the cell region 110 of the illustrated device are shown to have two gate structures 112 embedded (buried) under a top surface of the substrate 100 in an active area that rests between isolation features 111 (e.g., shallow trench isolation (STI) structure).
- isolation features 111 e.g., shallow trench isolation (STI) structure
- the active area may be a raised island structure (with respect to a lower surface of the substrate) comprising an elongated strip overhead profile and surrounded by isolation structure (e.g., STI 111 ).
- the active area may be obliquely arranged with respect to the traversing direction of a word line (e.g., the extending direction of the gate structure 112 , which is in/out of the page in the illustrated example) at a slanting angle.
- the oblique arrangement of the active areas in folded/offset layout may allow more units cells to be packed in a same area while maintaining sufficient distance there-between, thus achieving higher device density while reducing inter-cell interference (e.g., cross talk).
- the gate structure 112 may be part of a memory cell selection device, such as a buried channel array transistor (BCAT).
- the active area (defined between a pair of isolation features 111 ) comprises a pair of gate structures 112 (corresponding to a pair of BCATs whose respective source/drain (S/D) regions connected to a contact plug, e.g., contact plug/via 114 ).
- the contact plug 114 enables electrical connection between the selection transistor (e.g., BCAT) to a lower electrode (e.g., 116 L) of a storage capacitor 116 (e.g., through a pad not specifically labeled).
- the gate structure 112 of an exemplary buried type device may comprise a recess-filling structure (in a cross sectional profile) buried in a gate trench in the active area of the substrate.
- the gate structure 112 may be a laterally traversing linear structure (e.g., extending in/out of the page of, e.g., FIG. 1 ) that intercepts multiple adjacent active areas (and serves as a word line (WL) for a memory device).
- the gate structure 112 comprises a gate electrode (not labeled) embedded at a lower portion of the gate trench (e.g., partially filling) in the active area.
- the gate electrode may include one or more conductive material such as doped polysilicon, or metal material such as tungsten, ruthenium, and cobalt.
- the gate structure 112 also comprises a gate insulation liner that lines the bottom portion of the trench, and is arranged between the gate electrode and the semiconductive material of the active area.
- the gate insulation liner may be a conformally formed insulating layer covering an inner side wall of the gate trench.
- the gate insulating liner may be made of insulating material such as silicon oxide, silicon nitride, silicon oxynitride, or a metal oxide.
- the metal oxide may include, for example, hafnium oxide, aluminum oxide, or titanium oxide.
- High-K dielectric materials may be utilized to complement metal based gate electrodes for enhancing the performance of a field effect transistor.
- the gate structure 112 may further comprise a barrier liner conformally disposed between the gate insulating liner and the gate electrode.
- the gate barrier liner may comprise a barrier metal compound, such as, titanium nitride (TiN) or tantalum nitride (TaN).
- the utilization of buried type transistor as selection device may ensure extended channel length (e.g., from a S/D region under a contact plug 114 vertically down to the bottom tip of the gate structure 112 , then laterally across the tip of to the buried gate electrode and back up to the opposite S/D region under a neighboring contact plug), thereby achieving higher device density while alleviating the accompanied short channel effect.
- selection device of other structural architecture may be utilized. For instance, in some embodiments, planar channel device or raised channel multi-gate devices (e.g., fin-type field effect transistor, FINFET) may also be used as selection device for a memory cell.
- planar channel device or raised channel multi-gate devices e.g., fin-type field effect transistor, FINFET
- bit line 113 is arranged over the shared S/D region formed between the gate structures 112 at a central region of the active area (between STI structures 111 ).
- the bit line 113 may be a linear conductive structure that extends in/out of the page as shown in the instant illustration, and electrically connects a plurality of S/D regions (at the respective central regions) of multiple active areas (e.g., the respective S/D region of a plurality of active areas that are arranged in a roll; not shown in the instant regional cross section view).
- the contact plug 114 may be formed in and through a dielectric layer (e.g., interlayer dielectric, ILD) above the active area, thereby establishing a vertical conductive path from the surface of the substrate 100 to upper layers of the device stack over the active area.
- the contact plug 114 may serve as a storage node via/plug that enables vertical electrical connection with a lower electrode of a storage element (e.g., electrode 116 L of the capacitor element 116 ).
- the dielectric layer may be made of materials such as oxide or nitride of silicon.
- the dielectric layer may include low-K material having dielectric constant lower than, e.g., 3 . 9 .
- the contact plug 114 may be made of one or more metal or non-metal conductive material, such as poly-silicon, tungsten, aluminum, etc.
- Storage element (such as storage capacitor 116 ) may be formed over the contact plug 114 (e.g., above the corresponding contact pad over the plug) in a dielectric layer 117 .
- the storage capacitor 116 comprises lower electrode 116 L, upper electrode 116 U, and capacitor dielectric 116 D arranged between the upper and the lower electrodes.
- a separation layer (e.g., layer 115 ) may be provided over the contact plug 114 , through which the lower electrode of the storage capacitor 116 (e.g., bottom electrode 116 L) is formed to establish electrical connection with the contact plug 114 .
- the separation layer may comprise nitride material, e.g., silicon nitride, and serve as etch stop during the fabrication process of the capacitor structure. It is noted that the term “lower” electrode is made with respect to the surface of the substrate for the ease of referral, and shall not be construed as an undue limitation as to device orientation.
- the contact plug 114 provides a vertical conduction path between the source/drain region of the selection device (e.g., transistor 112 ) and the lower electrode of the storage element (e.g., electrode 116 L).
- the lower electrode 116 L may be a cylindrical conductive structure having high aspect ratio (i.e., high depth to width ratio), which corresponds to a tall upward opening U-shaped cross sectional profile (as shown the instant example).
- a lateral width of the conductive structure may be few tens of nanometer in scale, e.g., having critical dimension of about 40 nm.
- the aspect ratio of the lower electrode 116 L may range from about 10 to 40.
- the lower electrode 116 L may be formed from a conformal conductive film made of one or more conductive material(s) such as BSRO ((Ba,Sr)RuO 3 ), CRO (CaRuO 3 ), LSCo ((La,Sr)CoO 3 ), TiN, TiAlN, TaN, TaAlN, W, WN, Ru, RuO 2 , SrRuO 3 , Ir, IrO 2 , Pt, PtO, SRO (SrRuO 3 ).
- BSRO ((Ba,Sr)RuO 3 )
- CRO CaRuO 3
- LSCo ((La,Sr)CoO 3 )
- the capacitor dielectric 116 D may be a conformally formed layer that comprises a nitride, an oxide, a metal oxide, or a combination thereof.
- the capacitor dielectric 116 D may include a single or a multilayered film formed from silicon nitride, silicon oxide, a metal oxide (e.g., HfO 2 , ZrO 2 , Al 2 O 3 , La 2 O 3 , Ta 2 O 3 , and TiO 2 ), a perovskite dielectric material (e.g., STO (SrTiO 3 ), BST ((Ba,Sr)TiO 3 ), BaTiO 3 , PZT, and PLZT, or a combination thereof.
- high-K dielectric material may be applied to boost capacitor performance, e.g., enhance capacitance for a given electrode surface area.
- the upper electrode 116 U may be formed of one or more conductive material such as doped semiconductor, conductive metal nitride, metal, metal silicide, conductive oxide, or a combination thereof.
- the upper electrode 116 U may be formed of conducive material(s) including BSRO ((Ba,Sr)RuO 3 ), CRO (CaRuO 3 ), LSCo ((La,Sr)CoO 3 ), TiN, TiAlN, TaN, TaAlN, W, WN, Ru, RuO 2 , SrRuO 3 , Ir, IrO 2 , Pt, PtO, SRO (SrRuO 3 ), though the list of suitable material is merely exemplary and not exhaustive.
- Additional conductive features such as interconnect features 118 and 119 may be formed in additional inter metal dielectric layers over the upper electrode 116 U to enable interconnection between circuit elements.
- interconnect features e.g., lateral interconnect components such as features 118 / 119 / 129 , or vertical interconnect components such as features 114 / 124 / 126 / 128
- the interconnect features are increased considerably in modern semiconductor devices compared to their preceding counterparts.
- the inter-feature distance/separation is also reduced.
- Densely aggregated interconnect patterns in an inter metal dielectric layer may lead to adverse cross talk or parasitic effects.
- voids e.g., air gaps
- the periphery region 120 may comprise various active device regions laterally separated by isolation features, such as STI 121 .
- the active area may comprise active circuit components (such as transistors) that make up the periphery support circuits, e.g., read-out, decoder, or amplifier circuits.
- Over the active area there may be upper inter device layers, such as dielectric layer 127 , through which contact via/plug 124 may be provided to enable vertical signal conduction from the surface of the substrate 100 to a higher device layer.
- the contact plug 124 may be connected to a corresponding contact pad (not specifically labeled) there-above in a fashion similar to that in the cell region 110 .
- a dielectric layer 127 Over the contact plug 124 of the presently illustrated embodiment is a dielectric layer 127 , through which one or more high aspect ratio interconnect features (e.g., contact via 126 ) are formed.
- the aspect ratio of the contact via 126 may have a range from about 10 to about 40.
- the dielectric layer 127 may be (at least partially) a lateral extension of the dielectric layer 117 from the cell region 110 .
- the design rules for the devices in periphery region 120 may assume a greater feature sizes than that in the cell region 110 .
- the active circuit components in the periphery region 120 are designed to operate at a higher voltage level than those in the cell region 110 .
- metal materials are employed in the interconnect structure (e.g., lateral components 118 / 119 / 129 or vertical interconnect components 114 / 124 / 126 / 128 ) to provide enhanced electrical characteristics.
- reduced electrical resistance in the interconnect may enable faster device switching speed.
- the incorporation of metal material in the interconnect structure leads to another sets of challenge.
- diffusion or electromigration of metal materials in the interlayer dielectrics may generate contamination and shorting issues.
- different conductive materials are employed in different interconnect components. The interface between different interconnect components where different metal materials meet, for example, may encounter intermetallic composites (IMCs) non-uniformity issues that leads to reduced electrical performance.
- IMCs intermetallic composites
- FIG. 2 illustrates a schematic regional cross-sectional view of an exemplary interconnect structure.
- the lower most portion of the illustrated interconnect structure includes a lower conductive feature 221 .
- the lower conductive feature 221 may be a landing pad above the landing plug 124 as shown in FIG. 1 .
- the lower conductive feature 221 may be a portion of a laterally traversing lower metal line that enables horizontal signal conduction.
- An inter-metal dielectric layer 227 is disposed over the lower conductive feature 221 , and is patterned to form a vertical recess feature (to accommodate the vertical interconnect component 226 ) and a lateral recess feature (to accommodate the lateral interconnect component 225 ).
- a liner 222 of a barrier material is first disposed on the exposed recess surfaces of the vertical and lateral recess features before conductive material is filled into the recesses to form the vertical component 226 and the lateral component 225 , respectively.
- the liner formation process comprises disposing a liner material that includes one or more of Titanium (Ti), Tantalum (Ta), or Chromium (Cr).
- conductive material that includes aluminum (Al) or copper (Cu) is disposed on the liner material to concurrently fill the remaining vertical and lateral portions of the recesses, thereby forming the interconnect structure.
- a higher deposition (or a subsequent reflow) temperature is applied (e.g., 350° C. to 550° C. range) when depositing the conductive material (e.g., Al) over the liner material (e.g., Ti).
- the high temperature process condition facilitates reactions between the conductive material and the liner material in an unpredictable manner, which leads to the random generation of IMC of different phase compositions.
- the thermal energy may cause reactions between aluminum (Al) interconnect metal and titanium (Ti) liner material, which results in the random generation among three possible major IMCs of titanium aluminide, namely, gamma TiAl, alpha 2-Ti 3 Al and TiAl 3 .
- the thickness variation in the resultant liner layer e.g., layer 222
- increases as illustrated by the wavy curve of the liner 222 in FIG. 2 ).
- non-uniformity in the liner/interconnect metal layer affects the electrical property of the interconnect structure adversely.
- FIGS. 3( a )-( c ) are schematic illustrations that show intermediate structures during various stages of fabrication processes in accordance with some embodiments of the instant disclosure.
- FIG. 3( a ) schematically illustrates a conductive feature 321 in a lower device layer over a substrate (e.g., the landing pad under the vertical interconnect component 126 as shown in FIG. 1 ).
- the conductive feature 321 may be a portion of a lateral interconnect component in a lower device layer.
- a dielectric layer 327 is disposed over and covers the conductive feature 321 in a lower device layer.
- the dielectric layer 327 may include oxide materials such as silicon oxide, which forms part of an inter-metal dielectric (IMD) layer.
- IMD inter-metal dielectric
- low-K materials may be used in the inter-metal dielectric layer to reduce parasitic coupling between interconnect features, thereby reducing signal delay and enhance device performance.
- voids e.g. air gaps
- the dielectric layer 327 is patterned and etched to form a recess feature that enables access to a designated portion of the conductive feature 321 .
- a recess feature with high aspect ratio i.e., depth/width >1 is formed through suitable etching technique(s).
- the aspect ratio of the recess feature may be in a range of about 10 to about 40.
- FIGS. 4( a )-( c ) are schematic illustrations that show intermediate structures during various stages of fabrication processes in accordance with some embodiments of the instant disclosure. Particularly, the instant figures illustrate a formation process for a vertical component of an interconnect structure capable of mitigating metal filling challenges in small form-factor, high aspect ratio recesses in interconnect structures.
- a liner 422 is disposed over exposed surfaces of the vertically extending recess feature (e.g., the recess feature shown in FIG. 3( c ) ) that provides selective access to an interconnect feature 321 in a lower device layer.
- the material for the liner 422 may be selected to improve adhesion between the underlying dielectric material (e.g., of the IMD 327 ) and the subsequently disposed conductive material (e.g., vertical component 425 as shown in FIG. 4( c ) ).
- the material for the liner 422 may also be selected to prevent diffusion of the subsequently disposed conductive material in the vertical component of the interconnect structure as set forth in previous embodiments.
- the liner 422 may include a titanium containing material.
- liner material such as Ti, TiN, W, WN, Ta, TaN may be formed by thin film deposition techniques such as physical vapor deposition (PVD), chemical vapor deposition (CVD), or atomic layer deposition (ALD).
- PVD physical vapor deposition
- CVD chemical vapor deposition
- ALD atomic layer deposition
- the liner 422 is formed with a substantially uniform thickness over exposes surfaces (e.g., top horizontal portion, vertical portion, and the bottom horizontal portion) of the recess feature without filling the via hole.
- conductive material 425 ′ is disposed over the liner 422 to fill the remaining portion of the via hole. Suitable deposition processes such as PVD, CVD, ALD, or plating may be employed.
- the conducive material 425 ′ for forming the vertical interconnect component may include W, Al, or Cu.
- excessive conductive material 425 ′ is also formed over the horizontal portions of the liner 422 . The deposition process substantially fills the via hole (between the vertical/bottom portion of the liner 422 ) with conductive material.
- a planarization process e.g., chemical mechanical polishing, CMP
- CMP chemical mechanical polishing
- the CMP process leaves a horizontal liner portion 422 h over the IMD layer 327 .
- a vertical liner portion 422 v extends downwardly from the horizontal liner portion 422 h and situates between the vertical conductive filling 425 and the IMD layer 327 .
- the horizontal liner portion 422 h is substantially removed during the planarization process.
- the conductive filling 425 and the barrier liner 422 cooperatively form a cross-layer via plug that penetrates across the IMD layer 327 .
- FIGS. 5( a )-( c ) are schematic illustrations that show intermediate structures during various stages of fabrication processes in accordance with some embodiments of the instant disclosure. Particularly, the instant figures illustrate a formation process for a lateral conductive component of an interconnect structure.
- an interposing layer 523 having substantially uniform thickness is disposed over the planar surface resulted from a planarization process (e.g., as illustrated by FIG. 4( c ) ).
- the interposing layer 523 extends laterally over a planar projection of the vertical interconnect component (e.g., conductor 425 ) and establishes electrical connection there-with.
- the interposing layer 523 comprises a metal material such as titanium (Ti).
- the interposing layer 523 is formed by PVD process with a thickness of less than 100 nm.
- an interconnect metal layer 525 is disposed over the interposing layer 523 .
- the interconnect metal 525 may include one or more materials such as W, Al, or Cu.
- aluminum (Al) film is disposed by PVD process at a relatively high temperature range of about 350 to 450° C. to a thickness of over 100 nm.
- metal layer deposition may be followed by a reflow process at temperature range of about 500 to 550° C. to improve grain quality.
- the high temperature condition during the metal layer formation process causes reaction between materials from the metal layer 525 (e.g., Al) and the interposing layer 523 (e.g., Ti).
- IMC layer 523 ′ of different phases (e.g., Ti 3 Al—TiAl 3 ).
- the difference in crystal structure among the various intermetallic phases translates to thickness variation in the lateral interconnect components, as illustrated in the instant figure.
- the thickness variation in the IMC layer 523 ′ may be greater than about 30%.
- a lower temperature condition may be applied during metal layer formation to reduce the level of interaction between the metal layer 525 and the interposing layer 523 , at the cost of lower grain quality.
- an anti-reflective layer (ARL) 528 is disposed over the lateral component (e.g., the conductive line 525 ) of the interconnect structure.
- the ARL may comprise titanium (Ti).
- the ARL 528 is made of titanium nitride material with varying gradient content composition. For instance, a lower portion of the ARL 528 (e.g., near the metal layer 525 ) may comprise higher titanium content with respect to nitride. On the other hand, an upper portion (e.g., further away from the metal layer 525 ) of the ARL 528 may be provided with higher nitride content.
- the ARL 528 is provided in preparation for subsequent interconnect patterning process that forms the lateral conductive features (e.g., horizontal metal routings) of the interconnect structure, where the reduction of surface reflection over the metal layer 525 helps to maintain photolithography resolution/accuracy.
- the interposing layer 523 ′ and the metal layer 525 cooperatively form an intra-layer component that that traverses laterally within a dielectric layer over the IMD layer 327 .
- FIGS. 6( a )-( c ) are schematic illustrations that show intermediate structures during various stages of fabrication processes in accordance with some embodiments of the instant disclosure. Particularly, the instant figures illustrate a fabrication process for forming a lateral conductive interconnect structure capable of further mitigating the IMC uniformity issue.
- an interposing layer 623 having substantially uniform thickness is disposed over the planar surface resulted from a planarization process (e.g., as illustrated by FIG. 4( c ) ).
- the interposing layer 623 extends laterally over a planar projection of the vertical interconnect component (e.g., via plug metal 425 ) and establishes electrical connection there-with.
- the forming of the interposing layer 623 includes disposing an intermetallic material of substantially unitary composition, where the intermetallic material includes a metal component identical to that in a subsequently disposed horizontal interconnect conductor (e.g., metal layer 626 as shown in FIG. 6( b ) ).
- the interposing layer 623 comprises a metal material such as titanium (Ti).
- the interposing layer 623 intermetallic material of substantially unitary composition consists essentially of TiAl.
- the interposing layer 623 is formed by PVD process with a thickness of less than 100 nm.
- the deposition process for the interposing layer 623 is performed under a relatively low temperature condition (e.g., lower than about 350° C.).
- the interposing layer 623 is formed by PVD process with a thickness of less than 100 nm.
- the interposing layer 623 may be provided with a thickness in a range of about 50-500 ⁇ . In some embodiments, an overall thickness variation in the interposing layer 623 is no more than about 5%.
- an interconnect metal layer 626 is disposed over the interposing layer 623 at a relatively high temperature condition (e.g., higher than about 350° C.).
- the interconnect metal 626 may include one or more materials such as W, Al, or Cu.
- aluminum (Al) film is disposed by PVD process at temperature range of about 350 to 450° C. to a thickness of over 100 nm.
- the interconnect metal layer 626 may be provided with a thickness in a range of about 1000 ⁇ -1 um.
- metal layer deposition may be followed by a reflow process at temperature range of about 500 to 550° C.
- the thickness variation in the interposing layer 623 is no more than about 5% with respect to a regional thickness of the interposing layer 623 in the planar projection region over the vertical interconnect component (e.g., the via plug 425 / 422 as shown in FIG. 4( c ) ).
- a thickness ratio between the interposing layer 623 and the lateral conductive feature (e.g., metal layer 626 ) has a value in a range from about 0.005 to 0.5.
- the thickness ratio of interposing layer to the metal layer ranges from about 0.01 to about 0.1.
- the thickness ratio between interposing layer to metal layer ranges from about 0.1 to about 0.4.
- the substantially unitary molecular constitution in the interposing layer 623 e.g. gamma TiAl
- an anti-reflective layer (ARL) 628 is disposed over the lateral component (e.g., the conductive line 626 ) of the interconnect structure.
- the ARL may comprise titanium (Ti).
- the ARL 628 is made of titanium nitride material with varying gradient content composition. For instance, a lower portion of the ARL 628 (e.g., near the metal layer 626 ) may comprise higher titanium content with respect to nitride. On the other hand, an upper portion (e.g., further away from the metal layer 626 ) of the ARL 628 may be provided with higher nitride content.
- the ARL 628 is provided in preparation for subsequent interconnect patterning process that forms the lateral conductive features (e.g., horizontal metal routings) of the interconnect structure, where the reduction of surface reflection over the metal layer 626 helps to maintain photolithography resolution/accuracy.
- the ARL 628 over the metal layer 626 may increase adhesion between the lateral interconnect component with subsequently formed dielectric layer, thereby improving structural integrity and thus reliability of the electrical device.
- FIG. 7 illustrates a schematic regional cross-sectional view of an exemplary interconnect structure in accordance with some embodiments of the present disclosure.
- the lower most portion of the illustrated interconnect structure includes a lower conductive feature 721 formed in a lower device layer (e.g., lower inter-metal dielectric layer, IMD).
- the lower conductive feature 721 may be a landing pad above a landing plug (e.g., plug 124 as shown in FIG. 1 ).
- the lower conductive feature 721 may be a portion of a laterally traversing lower metal line that enables horizontal signal conduction.
- An inter-metal dielectric layer 727 is disposed over the lower conductive feature 721 , and is patterned to form a vertical recess feature (to accommodate the vertical interconnect component 72 L). In some embodiments, a lateral recess feature is further formed over the vertical recess feature (to accommodate the lateral interconnect component 72 U).
- a liner 722 of a barrier material is first disposed on the exposed recess surfaces of the vertical and lateral recess features before conductive material is filled into the recesses to form the vertical component 72 L and the lateral component 72 U, respectively.
- the liner formation process comprises disposing a liner material that includes one or more of Titanium (Ti), Tantalum (Ta), or Chromium (Cr).
- conductive material that includes aluminum (Al) or copper (Cu) may be disposed on the liner material to concurrently fill the remaining vertical and lateral portions of the recesses, thereby forming the interconnect structure.
- a horizontal liner portion 722 h is formed over the IMD layer 727 .
- the horizontal liner portion 722 h shares a substantially coplanar top boundary with the vertical conductive filling (e.g., plug conductor) 725 in which it laterally surrounds.
- a vertical liner portion 722 v arranged between the vertical conductive filling 725 and the IMD layer 727 extends downwardly from the horizontal liner portion 722 h.
- the horizontal liner portion 722 h is substantially removed during a planarization process.
- the conductive filling 725 and the barrier liner (e.g., 722 v ) cooperatively form a cross-layer via plug that penetrates across the IMD layer 727 .
- An interposing layer 723 having substantially uniform thickness is disposed over the plug conductor 725 and the liner 722 .
- the interposing layer 723 extends laterally over a planar projection of the vertical interconnect component (e.g., plug conductor 725 ) and establishes electrical connection there-with.
- the interposing layer 723 comprises a metal material such as titanium (Ti).
- the interposing layer 723 is formed by PVD process to a thickness of less than about 100 nm.
- the interconnect metal 726 is disposed over the interposing layer 723 .
- the interconnect metal 726 may include one or more conductive materials such as W, Al, or Cu.
- aluminum (Al) film is disposed by PVD process at a relatively high temperature range of about 350 to 450° C. to a thickness of over 100 nm.
- metal layer deposition may be followed by a reflow process at temperature range of about 500 to 550° C. to improve grain quality.
- the thickness variation in the IMC layer 723 may be maintained sufficiently small (e.g., less than about 5%) to ensure predictable electrical characteristics through layer uniformity.
- An overlay (e.g., etch-resisting/anti-reflective layer (ARL)) 728 is disposed over the lateral component (e.g., the conductive line 726 ) of the interconnect structure.
- the overlayer 728 may comprise titanium (Ti).
- the overlayer 728 is made of titanium nitride material with varying gradient content composition. For instance, a lower portion of the overlayer 728 (e.g., near the metal line 726 ) may comprise higher titanium content with respect to nitride. On the other hand, an upper portion (e.g., further away from the metal layer 726 ) of the overlayer 728 may be provided with higher nitride content.
- the overlayer 728 is provided in preparation for subsequent interconnect patterning process that forms the lateral conductive features (e.g., horizontal metal routings) of the interconnect structure, where the reduction of surface reflection over the metal layer 726 helps to maintain photolithography resolution/accuracy.
- lateral conductive features e.g., horizontal metal routings
- the interposing layer 723 and the metal layer 726 (as well as the remnant ARL 728 ) cooperatively form an intra-layer component (e.g., upper portion 72 U) that that traverses laterally in a dielectric layer over the IMD layer (e.g., layer 727 ).
- an intra-layer component e.g., upper portion 72 U
- one aspect of the instant disclosure provides a conductive structure that comprises: a vertical component extending through a dielectric layer, including an inner conductor having an aspect ratio exceeding 1; and a lateral component arranged above the vertical component, including: an upper conductive line extending laterally over the inner conductor of the vertical component; and an interposing layer having a substantially uniform thickness arranged between the inner conductor and the upper conductive line, and extending laterally beyond a planar projection of the vertical component, wherein the upper conductive line of the lateral component is in electrical connection with the inner conductor of the vertical component through the interposing layer.
- a thickness variation in the interposing layer is no more than about 5%.
- a thickness variation in the interposing layer is no more than about 5%.
- a thickness variation in the interposing layer is no more than about 5% with respect to a regional thickness of the interposing layer in the planar projection region of the vertical component.
- the vertical component further includes a vertical liner that encloses a lateral boundary and a bottom boundary of the inner conductor of the vertical component.
- the lateral component further includes a lateral liner disposed between the interposing layer and the dielectric layer, wherein the vertical liner connects the lateral liner around a contact interface between the inner conductor and the interposing layer; and the lateral liner and the vertical liner are formed with identical material.
- the identical material includes a Ti containing material.
- the lateral component further comprises an anti-reflective layer (ARL) above the upper conductive line.
- ARL anti-reflective layer
- a semiconductor device that comprises: an electrical device disposed in a device layer over a substrate; a cross-layer component that forms at least part of a vertical signal path to the electrical device, the cross-layer component including an inner conductor including an upper, a lateral, and a bottom boundary, having an aspect ratio exceeding 1; and an intra-layer component arranged in a layer over the device layer and above the cross-layer component, the intra-layer component including: a conductive line extending laterally over the inner conductor of the cross-layer component; and an intermetallic layer that includes an intermetallic material with substantially unitary molecular constitution, arranged under the conductive line and extending laterally beyond a planar projection of the cross-layer component, wherein the upper boundary of the inner conductor is in contact with the intermetallic layer.
- the substantially unitary intermetallic material includes a metal species identical to that in the conductive line.
- the substantially unitary intermetallic material consists essentially of TiAl.
- the cross-layer component further includes a lower liner that encloses the lateral boundary and the bottom boundary of the inner conductor of the cross-layer component.
- the intra-layer component further includes an upper liner disposed between the intermetallic layer and the dielectric layer, wherein the upper liner connects the lower liner around the upper boundary of the inner conductor; and the lower liner and the upper liner are formed with the same material.
- the lateral component further comprises an anti-reflective layer (ARL) above the conductive line.
- ARL anti-reflective layer
- yet another aspect of the instant disclosure provides a method of forming a conducting structure in a semiconductor device, comprising: patterning a first recess feature having aspect ratio greater than 1 through a dielectric layer to enable access to a conductive feature in a layer under the dielectric layer; forming a vertical conductive feature in the first recess feature; forming, under a first process temperature, an interposing layer with substantially uniform thickness extending laterally over a planar projection of the vertical conductive feature and in contact with the vertical conductive feature; and forming, under a second process temperature, a metal layer over the interposing layer, wherein the second process temperature is higher than the first process temperature, patterning the interposing layer and the metal layer to form a lateral conductive feature over and in contact with the vertical conductive feature.
- the forming of the interposing layer includes disposing an intermetallic material of substantially unitary composition, wherein the intermetallic material includes a metal component identical to that in the lateral conductive feature.
- the intermetallic material consists essentially of TiAl.
- a thickness ratio between the interposing layer and the lateral conductive feature ranges from about 0.01 to 0.1.
- the method further comprises disposing a liner layer around an outer periphery of the vertical conductive feature before the forming of an interposing layer.
- the forming of a metal layer over the interposing layer comprises performing a physical vapor deposition process at about 350 to 450° C. to a thickness of over 100 nm.
- the forming of a metal layer over the interposing layer comprising performing a thermal treatment process at about 500 to 550° C.
Abstract
Description
- This application claims the benefit of U.S. Provisional Patent Applications No. 62/778,908 and 62/778,922, both filed on 2018 Dec. 13, which are hereby incorporated by reference herein and made as part of specification.
- The present disclosure generally relates to fabrication of semiconductor device, and more particularly pertains to providing interconnect structure for semiconductor device having enhanced electrical characteristics.
- As integrated circuits (IC) are developed, the desire for higher device density and operation speed becomes never-ending quests for those skilled in the art. With millions of miniature circuit elements connected through a network of interconnect components, the electrical properties of the interconnect structure greatly affect the device performance.
- For one thing, diffusion or electromigration of metal materials in the interlayer dielectrics may generate contamination and shorting issues. Moreover, in some applications, different conductive materials are employed in different interconnect components. The interface between different interconnect components where different metal materials meet may encounter intermetallic composites (IMCs) non-uniformity issues that leads to reduced electrical performance.
- So that the manner in which the above recited features of the present disclosure can be understood in detail, a more particular description of the disclosure, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this disclosure and are therefore not to be considered limiting of its scope, for the disclosure may admit to other equally effective embodiments.
-
FIG. 1 shows a regional cross section view of an exemplary semiconductor device in accordance with some embodiments of the instant disclosure. -
FIG. 2 illustrates a schematic regional cross-sectional view of an exemplary interconnect structure. -
FIGS. 3(a)-(c) are schematic illustrations that show intermediate structures during various stages of fabrication processes in accordance with some embodiments of the instant disclosure. -
FIGS. 4(a)-(c) are schematic illustrations that show intermediate structures during various stages of fabrication processes in accordance with some embodiments of the instant disclosure. -
FIGS. 5(a)-(c) are schematic illustrations that show intermediate structures during various stages of fabrication processes in accordance with some embodiments of the instant disclosure. -
FIGS. 6(a)-(c) are schematic illustrations that show intermediate structures during various stages of fabrication processes in accordance with some embodiments of the instant disclosure. -
FIG. 7 illustrates a schematic regional cross-sectional view of an exemplary interconnect structure in accordance with some embodiments of the present disclosure. - It is to be noted, however, that the appended drawings illustrate only exemplary embodiments of this disclosure and are therefore not to be considered limiting of its scope, for the disclosure may admit to other equally effective embodiments.
- The present disclosure will now be described more fully hereinafter with reference to the accompanying drawings, in which exemplary embodiments of the disclosure are shown. This disclosure may, however, be embodied in many different forms and should not be construed as limited to the exemplary embodiments set forth herein. Rather, these exemplary embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the disclosure to those skilled in the art. Like reference numerals refer to like elements throughout.
- The terminology used herein is for the purpose of describing particular exemplary embodiments only and is not intended to be limiting of the disclosure. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” or “includes” and/or “including” or “has” and/or “having” when used herein, specify the presence of stated features, regions, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, regions, integers, steps, operations, elements, components, and/or groups thereof.
- Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this disclosure belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and the present disclosure, and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
- The description will be made as to the exemplary embodiments in conjunction with the accompanying drawings in
FIGS. 1 to 5 . Reference will be made to the drawing figures to describe the present disclosure in detail, wherein depicted elements are not necessarily shown to scale and wherein like or similar elements are designated by same or similar reference numeral through the several views and same or similar terminology. -
FIG. 1 shows a regional cross section view of a semiconductor device in accordance with some embodiments of the instant disclosure. The exemplary device includes asubstrate 100 over which multiple layers of integrated circuit devices and features are formed. For illustrational simplicity and clarity, some detail/sub components of the exemplary device are not explicitly labeled in the instant figure. - The
substrate 100 may comprise a crystalline silicon substrate. The substrate may comprise various doped regions depending on design requirements (e.g., p-type substrate or n-type substrate). The doped regions may be doped with p-type dopant, such as boron or BF2; n-type dopant, such as phosphorus or arsenic; and/or combinations thereof. In some alternative embodiments, thesubstrate 100 may be made of other suitable elemental semiconductor, such as diamond or germanium; a suitable compound semiconductor material, such as silicon carbide, gallium arsenide, gallium phosphide, indium phosphide, indium arsenide, and indium antimonide; an alloy semiconductor including SiGe, SiGeSn, GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, and GaInAsP; other suitable materials; or combinations thereof. Furthermore, although a bulk substrate is utilized in the instant illustrative example, in some embodiments, the substrate may include an epitaxial layer (epi-layer) and/or may include a silicon-on-insulator (SOI) structure, such as a silicon-on-insulator (SOI) structure, SiGe-on insulator (SiGeOI), Ge on insulator (GeOI) and the like. - Several functional regions may be arranged laterally (e.g., horizontally across the page as shown in
FIG. 1 ) over the substrate. By way of example,FIG. 1 shows a substrate of an exemplary device that includes two co-planar arranged functional regions defined thereon, e.g., acell region 110 and aperiphery region 120. In the illustrated example, thecell region 110 provides space to accommodate active circuit components (e.g., selection transistor 112) and passive circuit components (e.g., storage element, such as capacitor 116) of a dynamic random access memory (DRAM) device. Meanwhile, theperiphery region 120 houses circuit components for supporting various functions of the DRAM operation, such as read out circuits, decoder circuits, and amplifier circuits. Different functional regions may include circuit components of different critical dimensions based on different design rules. The devices in different functional regions may be designed to function under different operational requirements (e.g., different voltage rage). Devices of different feature dimensions may be arranged on the same plane of a substrate (e.g., circuit chip) to achieve higher degree of integration, hence reduce signal path and enhance device performance. - The cell region may comprise array of memory unit cells. Each of the memory cell units typically includes a bit storage component (e.g., storage capacitor 116) and a selection component (e.g., transistor 112). The unit cells may employ suitable cell architecture, e.g., a 1-T cell format (as shown in the instant example) or other types of cell arrangement (such as a 3T cell layout, not shown). The
cell region 110 of the illustrated device are shown to have twogate structures 112 embedded (buried) under a top surface of thesubstrate 100 in an active area that rests between isolation features 111 (e.g., shallow trench isolation (STI) structure). In some embodiments, the active area may be a raised island structure (with respect to a lower surface of the substrate) comprising an elongated strip overhead profile and surrounded by isolation structure (e.g., STI 111). In some embodiments, the active area may be obliquely arranged with respect to the traversing direction of a word line (e.g., the extending direction of thegate structure 112, which is in/out of the page in the illustrated example) at a slanting angle. The oblique arrangement of the active areas in folded/offset layout may allow more units cells to be packed in a same area while maintaining sufficient distance there-between, thus achieving higher device density while reducing inter-cell interference (e.g., cross talk). - The
gate structure 112 may be part of a memory cell selection device, such as a buried channel array transistor (BCAT). In the illustrated example, the active area (defined between a pair of isolation features 111) comprises a pair of gate structures 112 (corresponding to a pair of BCATs whose respective source/drain (S/D) regions connected to a contact plug, e.g., contact plug/via 114). Thecontact plug 114 enables electrical connection between the selection transistor (e.g., BCAT) to a lower electrode (e.g., 116L) of a storage capacitor 116 (e.g., through a pad not specifically labeled). Thegate structure 112 of an exemplary buried type device may comprise a recess-filling structure (in a cross sectional profile) buried in a gate trench in the active area of the substrate. In DRAM applications, thegate structure 112 may be a laterally traversing linear structure (e.g., extending in/out of the page of, e.g.,FIG. 1 ) that intercepts multiple adjacent active areas (and serves as a word line (WL) for a memory device). - The
gate structure 112 comprises a gate electrode (not labeled) embedded at a lower portion of the gate trench (e.g., partially filling) in the active area. The gate electrode may include one or more conductive material such as doped polysilicon, or metal material such as tungsten, ruthenium, and cobalt. Thegate structure 112 also comprises a gate insulation liner that lines the bottom portion of the trench, and is arranged between the gate electrode and the semiconductive material of the active area. The gate insulation liner may be a conformally formed insulating layer covering an inner side wall of the gate trench. The gate insulating liner may be made of insulating material such as silicon oxide, silicon nitride, silicon oxynitride, or a metal oxide. The metal oxide may include, for example, hafnium oxide, aluminum oxide, or titanium oxide. High-K dielectric materials may be utilized to complement metal based gate electrodes for enhancing the performance of a field effect transistor. In some embodiments, thegate structure 112 may further comprise a barrier liner conformally disposed between the gate insulating liner and the gate electrode. The gate barrier liner may comprise a barrier metal compound, such as, titanium nitride (TiN) or tantalum nitride (TaN). - In the quest to pursuit the ever-shrinking device form factor, the utilization of buried type transistor as selection device may ensure extended channel length (e.g., from a S/D region under a
contact plug 114 vertically down to the bottom tip of thegate structure 112, then laterally across the tip of to the buried gate electrode and back up to the opposite S/D region under a neighboring contact plug), thereby achieving higher device density while alleviating the accompanied short channel effect. Nevertheless, selection device of other structural architecture may be utilized. For instance, in some embodiments, planar channel device or raised channel multi-gate devices (e.g., fin-type field effect transistor, FINFET) may also be used as selection device for a memory cell. - In the illustrated embodiment, a shared S/D region is defined between the pair of neighboring
gate structures 112 in the active area (between STI structures 111). In some embodiments,bit line 113 is arranged over the shared S/D region formed between thegate structures 112 at a central region of the active area (between STI structures 111). Thebit line 113 may be a linear conductive structure that extends in/out of the page as shown in the instant illustration, and electrically connects a plurality of S/D regions (at the respective central regions) of multiple active areas (e.g., the respective S/D region of a plurality of active areas that are arranged in a roll; not shown in the instant regional cross section view). - The
contact plug 114 may be formed in and through a dielectric layer (e.g., interlayer dielectric, ILD) above the active area, thereby establishing a vertical conductive path from the surface of thesubstrate 100 to upper layers of the device stack over the active area. In some embodiments, thecontact plug 114 may serve as a storage node via/plug that enables vertical electrical connection with a lower electrode of a storage element (e.g.,electrode 116L of the capacitor element 116). The dielectric layer may be made of materials such as oxide or nitride of silicon. In some embodiments, the dielectric layer may include low-K material having dielectric constant lower than, e.g., 3.9. Thecontact plug 114 may be made of one or more metal or non-metal conductive material, such as poly-silicon, tungsten, aluminum, etc. - Storage element (such as storage capacitor 116) may be formed over the contact plug 114 (e.g., above the corresponding contact pad over the plug) in a
dielectric layer 117. Thestorage capacitor 116 compriseslower electrode 116L,upper electrode 116U, andcapacitor dielectric 116D arranged between the upper and the lower electrodes. - A separation layer (e.g., layer 115) may be provided over the
contact plug 114, through which the lower electrode of the storage capacitor 116 (e.g.,bottom electrode 116L) is formed to establish electrical connection with thecontact plug 114. The separation layer may comprise nitride material, e.g., silicon nitride, and serve as etch stop during the fabrication process of the capacitor structure. It is noted that the term “lower” electrode is made with respect to the surface of the substrate for the ease of referral, and shall not be construed as an undue limitation as to device orientation. Thecontact plug 114 provides a vertical conduction path between the source/drain region of the selection device (e.g., transistor 112) and the lower electrode of the storage element (e.g.,electrode 116L). - In some embodiments, the
lower electrode 116L may be a cylindrical conductive structure having high aspect ratio (i.e., high depth to width ratio), which corresponds to a tall upward opening U-shaped cross sectional profile (as shown the instant example). In some embodiments, a lateral width of the conductive structure may be few tens of nanometer in scale, e.g., having critical dimension of about 40 nm. In some embodiments, the aspect ratio of thelower electrode 116L may range from about 10 to 40. Thelower electrode 116L may be formed from a conformal conductive film made of one or more conductive material(s) such as BSRO ((Ba,Sr)RuO3), CRO (CaRuO3), LSCo ((La,Sr)CoO3), TiN, TiAlN, TaN, TaAlN, W, WN, Ru, RuO2, SrRuO3, Ir, IrO2, Pt, PtO, SRO (SrRuO3). - The
capacitor dielectric 116D may be a conformally formed layer that comprises a nitride, an oxide, a metal oxide, or a combination thereof. For example, thecapacitor dielectric 116D may include a single or a multilayered film formed from silicon nitride, silicon oxide, a metal oxide (e.g., HfO2, ZrO2, Al2O3, La2O3, Ta2O3, and TiO2), a perovskite dielectric material (e.g., STO (SrTiO3), BST ((Ba,Sr)TiO3), BaTiO3, PZT, and PLZT, or a combination thereof. In some embodiments, high-K dielectric material may be applied to boost capacitor performance, e.g., enhance capacitance for a given electrode surface area. - The
upper electrode 116U may be formed of one or more conductive material such as doped semiconductor, conductive metal nitride, metal, metal silicide, conductive oxide, or a combination thereof. For instance, theupper electrode 116U may be formed of conducive material(s) including BSRO ((Ba,Sr)RuO3), CRO (CaRuO3), LSCo ((La,Sr)CoO3), TiN, TiAlN, TaN, TaAlN, W, WN, Ru, RuO2, SrRuO3, Ir, IrO2, Pt, PtO, SRO (SrRuO3), though the list of suitable material is merely exemplary and not exhaustive. - Additional conductive features, such as interconnect features 118 and 119 may be formed in additional inter metal dielectric layers over the
upper electrode 116U to enable interconnection between circuit elements. - As the level of device integration increases, feature density also increases. By way of example, the feature density among the interconnect features (e.g., lateral interconnect components such as
features 118/119/129, or vertical interconnect components such asfeatures 114/124/126/128) is increased considerably in modern semiconductor devices compared to their preceding counterparts. As such, not only the feature dimension thereof shrinks, the inter-feature distance/separation is also reduced. Densely aggregated interconnect patterns in an inter metal dielectric layer may lead to adverse cross talk or parasitic effects. In some embodiments, voids (e.g., air gaps) may be incorporated between interconnect features to alleviate the above-mentioned undesirable effects. - The
periphery region 120 may comprise various active device regions laterally separated by isolation features, such asSTI 121. The active area may comprise active circuit components (such as transistors) that make up the periphery support circuits, e.g., read-out, decoder, or amplifier circuits. Over the active area there may be upper inter device layers, such asdielectric layer 127, through which contact via/plug 124 may be provided to enable vertical signal conduction from the surface of thesubstrate 100 to a higher device layer. Thecontact plug 124 may be connected to a corresponding contact pad (not specifically labeled) there-above in a fashion similar to that in thecell region 110. - Over the
contact plug 124 of the presently illustrated embodiment is adielectric layer 127, through which one or more high aspect ratio interconnect features (e.g., contact via 126) are formed. In some embodiments, the aspect ratio of the contact via 126 may have a range from about 10 to about 40. In some embodiments, thedielectric layer 127 may be (at least partially) a lateral extension of thedielectric layer 117 from thecell region 110. In some embodiments, the design rules for the devices inperiphery region 120 may assume a greater feature sizes than that in thecell region 110. In some embodiments, the active circuit components in theperiphery region 120 are designed to operate at a higher voltage level than those in thecell region 110. - In some applications, metal materials are employed in the interconnect structure (e.g.,
lateral components 118/119/129 orvertical interconnect components 114/124/126/128) to provide enhanced electrical characteristics. For one thing, reduced electrical resistance in the interconnect may enable faster device switching speed. However, the incorporation of metal material in the interconnect structure leads to another sets of challenge. By way of example, diffusion or electromigration of metal materials in the interlayer dielectrics may generate contamination and shorting issues. Moreover, in some applications, different conductive materials are employed in different interconnect components. The interface between different interconnect components where different metal materials meet, for example, may encounter intermetallic composites (IMCs) non-uniformity issues that leads to reduced electrical performance. -
FIG. 2 illustrates a schematic regional cross-sectional view of an exemplary interconnect structure. The lower most portion of the illustrated interconnect structure includes a lowerconductive feature 221. In some embodiments, the lowerconductive feature 221 may be a landing pad above thelanding plug 124 as shown inFIG. 1 . In some embodiments, the lowerconductive feature 221 may be a portion of a laterally traversing lower metal line that enables horizontal signal conduction. An inter-metaldielectric layer 227 is disposed over the lowerconductive feature 221, and is patterned to form a vertical recess feature (to accommodate the vertical interconnect component 226) and a lateral recess feature (to accommodate the lateral interconnect component 225). - In order to prevent diffusion and increase adhesion at the hetero-material interface (e.g., between the
dielectric material 227 and themetal material 225/226) of the interconnect structure, aliner 222 of a barrier material is first disposed on the exposed recess surfaces of the vertical and lateral recess features before conductive material is filled into the recesses to form thevertical component 226 and thelateral component 225, respectively. In some embodiments, the liner formation process comprises disposing a liner material that includes one or more of Titanium (Ti), Tantalum (Ta), or Chromium (Cr). Subsequently, conductive material that includes aluminum (Al) or copper (Cu) is disposed on the liner material to concurrently fill the remaining vertical and lateral portions of the recesses, thereby forming the interconnect structure. - As feature size decreases, it becomes more difficult to fill the vertical and lateral portions of the interconnect recess in a same deposition process (e.g., with a single conductive material). Moreover, in order to reduce electrical resistance and obtain interconnecting metal line of higher conductive quality, a higher deposition (or a subsequent reflow) temperature is applied (e.g., 350° C. to 550° C. range) when depositing the conductive material (e.g., Al) over the liner material (e.g., Ti). However, the high temperature process condition facilitates reactions between the conductive material and the liner material in an unpredictable manner, which leads to the random generation of IMC of different phase compositions. For example, the thermal energy may cause reactions between aluminum (Al) interconnect metal and titanium (Ti) liner material, which results in the random generation among three possible major IMCs of titanium aluminide, namely, gamma TiAl, alpha 2-Ti3Al and TiAl3. As the atomic constitution of these IMCs are non-identical, the thickness variation in the resultant liner layer (e.g., layer 222) increases (as illustrated by the wavy curve of the
liner 222 inFIG. 2 ). In some applications, non-uniformity in the liner/interconnect metal layer affects the electrical property of the interconnect structure adversely. -
FIGS. 3(a)-(c) are schematic illustrations that show intermediate structures during various stages of fabrication processes in accordance with some embodiments of the instant disclosure. For instance,FIG. 3(a) schematically illustrates aconductive feature 321 in a lower device layer over a substrate (e.g., the landing pad under thevertical interconnect component 126 as shown inFIG. 1 ). In some embodiments, theconductive feature 321 may be a portion of a lateral interconnect component in a lower device layer. - Referring to
FIG. 3(b) , adielectric layer 327 is disposed over and covers theconductive feature 321 in a lower device layer. In some embodiments, thedielectric layer 327 may include oxide materials such as silicon oxide, which forms part of an inter-metal dielectric (IMD) layer. In some embodiments, low-K materials may be used in the inter-metal dielectric layer to reduce parasitic coupling between interconnect features, thereby reducing signal delay and enhance device performance. In some embodiments, voids (e.g. air gaps) may be provided in the IMD to further decrease overall dielectric constant of the IMD layer. - Referring to
FIG. 3(c) , thedielectric layer 327 is patterned and etched to form a recess feature that enables access to a designated portion of theconductive feature 321. In some embodiments, a recess feature with high aspect ratio (i.e., depth/width >1) is formed through suitable etching technique(s). In some embodiments, the aspect ratio of the recess feature may be in a range of about 10 to about 40. -
FIGS. 4(a)-(c) are schematic illustrations that show intermediate structures during various stages of fabrication processes in accordance with some embodiments of the instant disclosure. Particularly, the instant figures illustrate a formation process for a vertical component of an interconnect structure capable of mitigating metal filling challenges in small form-factor, high aspect ratio recesses in interconnect structures. - Referring to
FIG. 4(a) , aliner 422 is disposed over exposed surfaces of the vertically extending recess feature (e.g., the recess feature shown inFIG. 3(c) ) that provides selective access to aninterconnect feature 321 in a lower device layer. The material for theliner 422 may be selected to improve adhesion between the underlying dielectric material (e.g., of the IMD 327) and the subsequently disposed conductive material (e.g.,vertical component 425 as shown inFIG. 4(c) ). The material for theliner 422 may also be selected to prevent diffusion of the subsequently disposed conductive material in the vertical component of the interconnect structure as set forth in previous embodiments. In some embodiments, theliner 422 may include a titanium containing material. In some embodiments, liner material such as Ti, TiN, W, WN, Ta, TaN may be formed by thin film deposition techniques such as physical vapor deposition (PVD), chemical vapor deposition (CVD), or atomic layer deposition (ALD). As illustrated inFIG. 4(a) , theliner 422 is formed with a substantially uniform thickness over exposes surfaces (e.g., top horizontal portion, vertical portion, and the bottom horizontal portion) of the recess feature without filling the via hole. - Referring to
FIG. 4(b) ,conductive material 425′ is disposed over theliner 422 to fill the remaining portion of the via hole. Suitable deposition processes such as PVD, CVD, ALD, or plating may be employed. In some embodiments, theconducive material 425′ for forming the vertical interconnect component may include W, Al, or Cu. As shown in the instant figure, excessiveconductive material 425′ is also formed over the horizontal portions of theliner 422. The deposition process substantially fills the via hole (between the vertical/bottom portion of the liner 422) with conductive material. - Referring to
FIG. 4(c) , a planarization process (e.g., chemical mechanical polishing, CMP) is performed to remove the excessive lateral coverage of the conductive material, thereby forming a vertical conductive feature (which includes the vertical conductive filling 425) in theIMD 327. In some embodiment (such as that shown in the instant illustration), the CMP process leaves ahorizontal liner portion 422 h over theIMD layer 327. Meanwhile, avertical liner portion 422 v extends downwardly from thehorizontal liner portion 422 h and situates between the vertical conductive filling 425 and theIMD layer 327. In some embodiments, thehorizontal liner portion 422 h is substantially removed during the planarization process. Theconductive filling 425 and thebarrier liner 422 cooperatively form a cross-layer via plug that penetrates across theIMD layer 327. -
FIGS. 5(a)-(c) are schematic illustrations that show intermediate structures during various stages of fabrication processes in accordance with some embodiments of the instant disclosure. Particularly, the instant figures illustrate a formation process for a lateral conductive component of an interconnect structure. - Referring to
FIG. 5(a) , aninterposing layer 523 having substantially uniform thickness is disposed over the planar surface resulted from a planarization process (e.g., as illustrated byFIG. 4(c) ). Theinterposing layer 523 extends laterally over a planar projection of the vertical interconnect component (e.g., conductor 425) and establishes electrical connection there-with. In the illustrated embodiment, theinterposing layer 523 comprises a metal material such as titanium (Ti). In some embodiments, theinterposing layer 523 is formed by PVD process with a thickness of less than 100 nm. - Referring to
FIG. 5(b) , aninterconnect metal layer 525 is disposed over theinterposing layer 523. Theinterconnect metal 525 may include one or more materials such as W, Al, or Cu. In some embodiments, aluminum (Al) film is disposed by PVD process at a relatively high temperature range of about 350 to 450° C. to a thickness of over 100 nm. In some embodiments, metal layer deposition may be followed by a reflow process at temperature range of about 500 to 550° C. to improve grain quality. In some embodiments, the high temperature condition during the metal layer formation process causes reaction between materials from the metal layer 525 (e.g., Al) and the interposing layer 523 (e.g., Ti). The self-terminating reaction between the two different metal materials leads to random generation ofIMC layer 523′ of different phases (e.g., Ti3Al—TiAl3). The difference in crystal structure among the various intermetallic phases translates to thickness variation in the lateral interconnect components, as illustrated in the instant figure. In some embodiments, the thickness variation in theIMC layer 523′ may be greater than about 30%. In some embodiments, a lower temperature condition may be applied during metal layer formation to reduce the level of interaction between themetal layer 525 and theinterposing layer 523, at the cost of lower grain quality. - Referring to
FIG. 5(c) , an anti-reflective layer (ARL) 528 is disposed over the lateral component (e.g., the conductive line 525) of the interconnect structure. In some embodiments, the ARL may comprise titanium (Ti). In some embodiments, theARL 528 is made of titanium nitride material with varying gradient content composition. For instance, a lower portion of the ARL 528 (e.g., near the metal layer 525) may comprise higher titanium content with respect to nitride. On the other hand, an upper portion (e.g., further away from the metal layer 525) of theARL 528 may be provided with higher nitride content. TheARL 528 is provided in preparation for subsequent interconnect patterning process that forms the lateral conductive features (e.g., horizontal metal routings) of the interconnect structure, where the reduction of surface reflection over themetal layer 525 helps to maintain photolithography resolution/accuracy. Upon the completion of photolithography process, theinterposing layer 523′ and themetal layer 525 cooperatively form an intra-layer component that that traverses laterally within a dielectric layer over theIMD layer 327. -
FIGS. 6(a)-(c) are schematic illustrations that show intermediate structures during various stages of fabrication processes in accordance with some embodiments of the instant disclosure. Particularly, the instant figures illustrate a fabrication process for forming a lateral conductive interconnect structure capable of further mitigating the IMC uniformity issue. - Referring to
FIG. 6(a) , aninterposing layer 623 having substantially uniform thickness is disposed over the planar surface resulted from a planarization process (e.g., as illustrated byFIG. 4(c) ). Theinterposing layer 623 extends laterally over a planar projection of the vertical interconnect component (e.g., via plug metal 425) and establishes electrical connection there-with. The forming of theinterposing layer 623 includes disposing an intermetallic material of substantially unitary composition, where the intermetallic material includes a metal component identical to that in a subsequently disposed horizontal interconnect conductor (e.g.,metal layer 626 as shown inFIG. 6(b) ). In some embodiments, theinterposing layer 623 comprises a metal material such as titanium (Ti). In the instant embodiment, theinterposing layer 623 intermetallic material of substantially unitary composition consists essentially of TiAl. In some embodiments, theinterposing layer 623 is formed by PVD process with a thickness of less than 100 nm. In some embodiments, the deposition process for theinterposing layer 623 is performed under a relatively low temperature condition (e.g., lower than about 350° C.). In some embodiments, theinterposing layer 623 is formed by PVD process with a thickness of less than 100 nm. In some embodiments (e.g., memory applications such as dynamic random access memory (DRAM)), theinterposing layer 623 may be provided with a thickness in a range of about 50-500 Å. In some embodiments, an overall thickness variation in theinterposing layer 623 is no more than about 5%. - Referring to
FIG. 6(b) , aninterconnect metal layer 626 is disposed over theinterposing layer 623 at a relatively high temperature condition (e.g., higher than about 350° C.). Theinterconnect metal 626 may include one or more materials such as W, Al, or Cu. In the illustrated embodiment, aluminum (Al) film is disposed by PVD process at temperature range of about 350 to 450° C. to a thickness of over 100 nm. In some applications (e.g., DRAM), theinterconnect metal layer 626 may be provided with a thickness in a range of about 1000 Å-1 um. In some embodiments, metal layer deposition may be followed by a reflow process at temperature range of about 500 to 550° C. In some embodiments, the thickness variation in theinterposing layer 623 is no more than about 5% with respect to a regional thickness of theinterposing layer 623 in the planar projection region over the vertical interconnect component (e.g., the viaplug 425/422 as shown inFIG. 4(c) ). In some embodiments, a thickness ratio between the interposinglayer 623 and the lateral conductive feature (e.g., metal layer 626) has a value in a range from about 0.005 to 0.5. In some embodiments, the thickness ratio of interposing layer to the metal layer ranges from about 0.01 to about 0.1. In some embodiments, the thickness ratio between interposing layer to metal layer ranges from about 0.1 to about 0.4. - The presence of the
IMC interposing layer 623 of unitary composition under the conductive line (e.g., interconnect metal layer) 626 prohibits the spontaneous reaction as mentioned previously, even under higher deposition temperature conditions. Meanwhile, because of the substantially unitary molecular constitution in the interposing layer 623 (e.g. gamma TiAl), the thickness uniformity of theinterposing layer 623 may be maintained. Accordingly, relatively higher deposition temperature may be applied without undue worries during the metal layer formation process to improve grain quality of theinterconnect metal layer 626. - Referring to
FIG. 6(c) , an anti-reflective layer (ARL) 628 is disposed over the lateral component (e.g., the conductive line 626) of the interconnect structure. In some embodiments, the ARL may comprise titanium (Ti). In some embodiments, theARL 628 is made of titanium nitride material with varying gradient content composition. For instance, a lower portion of the ARL 628 (e.g., near the metal layer 626) may comprise higher titanium content with respect to nitride. On the other hand, an upper portion (e.g., further away from the metal layer 626) of theARL 628 may be provided with higher nitride content. TheARL 628 is provided in preparation for subsequent interconnect patterning process that forms the lateral conductive features (e.g., horizontal metal routings) of the interconnect structure, where the reduction of surface reflection over themetal layer 626 helps to maintain photolithography resolution/accuracy. In addition, theARL 628 over themetal layer 626 may increase adhesion between the lateral interconnect component with subsequently formed dielectric layer, thereby improving structural integrity and thus reliability of the electrical device. -
FIG. 7 illustrates a schematic regional cross-sectional view of an exemplary interconnect structure in accordance with some embodiments of the present disclosure. The lower most portion of the illustrated interconnect structure includes a lowerconductive feature 721 formed in a lower device layer (e.g., lower inter-metal dielectric layer, IMD). In some embodiments, the lowerconductive feature 721 may be a landing pad above a landing plug (e.g., plug 124 as shown inFIG. 1 ). In some embodiments, the lowerconductive feature 721 may be a portion of a laterally traversing lower metal line that enables horizontal signal conduction. An inter-metal dielectric layer 727 is disposed over the lowerconductive feature 721, and is patterned to form a vertical recess feature (to accommodate thevertical interconnect component 72L). In some embodiments, a lateral recess feature is further formed over the vertical recess feature (to accommodate thelateral interconnect component 72U). - In order to prevent diffusion and increase adhesion at the hetero-material interface (e.g., between the dielectric material 727 and the
metal material 725/726) of the interconnect structure, a liner 722 of a barrier material is first disposed on the exposed recess surfaces of the vertical and lateral recess features before conductive material is filled into the recesses to form thevertical component 72L and thelateral component 72U, respectively. In some embodiments, the liner formation process comprises disposing a liner material that includes one or more of Titanium (Ti), Tantalum (Ta), or Chromium (Cr). Subsequently, conductive material that includes aluminum (Al) or copper (Cu) may be disposed on the liner material to concurrently fill the remaining vertical and lateral portions of the recesses, thereby forming the interconnect structure. - In some embodiments, a
horizontal liner portion 722 h is formed over the IMD layer 727. In some embodiments, thehorizontal liner portion 722 h shares a substantially coplanar top boundary with the vertical conductive filling (e.g., plug conductor) 725 in which it laterally surrounds. Meanwhile, avertical liner portion 722 v arranged between the vertical conductive filling 725 and the IMD layer 727 extends downwardly from thehorizontal liner portion 722 h. In some embodiments, thehorizontal liner portion 722 h is substantially removed during a planarization process. Theconductive filling 725 and the barrier liner (e.g., 722 v) cooperatively form a cross-layer via plug that penetrates across the IMD layer 727. - An
interposing layer 723 having substantially uniform thickness is disposed over theplug conductor 725 and the liner 722. Theinterposing layer 723 extends laterally over a planar projection of the vertical interconnect component (e.g., plug conductor 725) and establishes electrical connection there-with. In the illustrated embodiment, theinterposing layer 723 comprises a metal material such as titanium (Ti). In some embodiments, theinterposing layer 723 is formed by PVD process to a thickness of less than about 100 nm. - An
interconnect metal layer 726 is disposed over theinterposing layer 723. Theinterconnect metal 726 may include one or more conductive materials such as W, Al, or Cu. In some embodiments, aluminum (Al) film is disposed by PVD process at a relatively high temperature range of about 350 to 450° C. to a thickness of over 100 nm. In some embodiments, metal layer deposition may be followed by a reflow process at temperature range of about 500 to 550° C. to improve grain quality. In some embodiments, the thickness variation in theIMC layer 723 may be maintained sufficiently small (e.g., less than about 5%) to ensure predictable electrical characteristics through layer uniformity. - An overlay (e.g., etch-resisting/anti-reflective layer (ARL)) 728 is disposed over the lateral component (e.g., the conductive line 726) of the interconnect structure. In some embodiments, the
overlayer 728 may comprise titanium (Ti). In some embodiments, theoverlayer 728 is made of titanium nitride material with varying gradient content composition. For instance, a lower portion of the overlayer 728 (e.g., near the metal line 726) may comprise higher titanium content with respect to nitride. On the other hand, an upper portion (e.g., further away from the metal layer 726) of theoverlayer 728 may be provided with higher nitride content. Theoverlayer 728 is provided in preparation for subsequent interconnect patterning process that forms the lateral conductive features (e.g., horizontal metal routings) of the interconnect structure, where the reduction of surface reflection over themetal layer 726 helps to maintain photolithography resolution/accuracy. - Upon completion of photolithography process, the
interposing layer 723 and the metal layer 726 (as well as the remnant ARL 728) cooperatively form an intra-layer component (e.g.,upper portion 72U) that that traverses laterally in a dielectric layer over the IMD layer (e.g., layer 727). - Accordingly, one aspect of the instant disclosure provides a conductive structure that comprises: a vertical component extending through a dielectric layer, including an inner conductor having an aspect ratio exceeding 1; and a lateral component arranged above the vertical component, including: an upper conductive line extending laterally over the inner conductor of the vertical component; and an interposing layer having a substantially uniform thickness arranged between the inner conductor and the upper conductive line, and extending laterally beyond a planar projection of the vertical component, wherein the upper conductive line of the lateral component is in electrical connection with the inner conductor of the vertical component through the interposing layer.
- In some embodiments, a thickness variation in the interposing layer is no more than about 5%.
- In some embodiments, a thickness variation in the interposing layer is no more than about 5%.
- In some embodiments, a thickness variation in the interposing layer is no more than about 5% with respect to a regional thickness of the interposing layer in the planar projection region of the vertical component.
- In some embodiments, the vertical component further includes a vertical liner that encloses a lateral boundary and a bottom boundary of the inner conductor of the vertical component.
- In some embodiments, the lateral component further includes a lateral liner disposed between the interposing layer and the dielectric layer, wherein the vertical liner connects the lateral liner around a contact interface between the inner conductor and the interposing layer; and the lateral liner and the vertical liner are formed with identical material.
- In some embodiments, the identical material includes a Ti containing material.
- In some embodiments, the lateral component further comprises an anti-reflective layer (ARL) above the upper conductive line.
- Accordingly, another aspect of the instant disclosure provides a semiconductor device that comprises: an electrical device disposed in a device layer over a substrate; a cross-layer component that forms at least part of a vertical signal path to the electrical device, the cross-layer component including an inner conductor including an upper, a lateral, and a bottom boundary, having an aspect ratio exceeding 1; and an intra-layer component arranged in a layer over the device layer and above the cross-layer component, the intra-layer component including: a conductive line extending laterally over the inner conductor of the cross-layer component; and an intermetallic layer that includes an intermetallic material with substantially unitary molecular constitution, arranged under the conductive line and extending laterally beyond a planar projection of the cross-layer component, wherein the upper boundary of the inner conductor is in contact with the intermetallic layer.
- In some embodiments, the substantially unitary intermetallic material includes a metal species identical to that in the conductive line.
- In some embodiments, the substantially unitary intermetallic material consists essentially of TiAl.
- In some embodiments, the cross-layer component further includes a lower liner that encloses the lateral boundary and the bottom boundary of the inner conductor of the cross-layer component.
- In some embodiments, the intra-layer component further includes an upper liner disposed between the intermetallic layer and the dielectric layer, wherein the upper liner connects the lower liner around the upper boundary of the inner conductor; and the lower liner and the upper liner are formed with the same material.
- In some embodiments, the lateral component further comprises an anti-reflective layer (ARL) above the conductive line.
- Accordingly, yet another aspect of the instant disclosure provides a method of forming a conducting structure in a semiconductor device, comprising: patterning a first recess feature having aspect ratio greater than 1 through a dielectric layer to enable access to a conductive feature in a layer under the dielectric layer; forming a vertical conductive feature in the first recess feature; forming, under a first process temperature, an interposing layer with substantially uniform thickness extending laterally over a planar projection of the vertical conductive feature and in contact with the vertical conductive feature; and forming, under a second process temperature, a metal layer over the interposing layer, wherein the second process temperature is higher than the first process temperature, patterning the interposing layer and the metal layer to form a lateral conductive feature over and in contact with the vertical conductive feature.
- In some embodiments, the forming of the interposing layer includes disposing an intermetallic material of substantially unitary composition, wherein the intermetallic material includes a metal component identical to that in the lateral conductive feature.
- In some embodiments, the intermetallic material consists essentially of TiAl.
- In some embodiments, a thickness ratio between the interposing layer and the lateral conductive feature ranges from about 0.01 to 0.1.
- In some embodiments, the method further comprises disposing a liner layer around an outer periphery of the vertical conductive feature before the forming of an interposing layer.
- In some embodiments, the forming of a metal layer over the interposing layer comprises performing a physical vapor deposition process at about 350 to 450° C. to a thickness of over 100 nm.
- In some embodiments, the forming of a metal layer over the interposing layer comprising performing a thermal treatment process at about 500 to 550° C.
- The embodiments shown and described above are only examples. Many details are often found in the art such as the other features of a logistics data management method.
- Therefore, many such details are neither shown nor described. Even though numerous characteristics and advantages of the present technology have been set forth in the foregoing description, together with details of the structure and function, the disclosure is illustrative only, and changes may be made in the detail, especially in matters of shape, size, and arrangement of the parts within the principles, up to and including the full extent established by the broad general meaning of the terms used in the claims. It will therefore be appreciated that the embodiments described above may be modified within the scope of the claims.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/703,879 US20200219766A1 (en) | 2018-12-13 | 2019-12-05 | Semiconductor structure and method for fabricating the same |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201862778908P | 2018-12-13 | 2018-12-13 | |
US201862778922P | 2018-12-13 | 2018-12-13 | |
US16/703,879 US20200219766A1 (en) | 2018-12-13 | 2019-12-05 | Semiconductor structure and method for fabricating the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20200219766A1 true US20200219766A1 (en) | 2020-07-09 |
Family
ID=71165012
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/703,879 Abandoned US20200219766A1 (en) | 2018-12-13 | 2019-12-05 | Semiconductor structure and method for fabricating the same |
US16/703,880 Active 2040-02-23 US11257752B2 (en) | 2018-12-13 | 2019-12-05 | Semiconductor structure and method for fabricating the same |
US17/576,683 Active 2040-01-10 US11688684B2 (en) | 2018-12-13 | 2022-01-14 | Semiconductor structure and method for fabricating the same |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/703,880 Active 2040-02-23 US11257752B2 (en) | 2018-12-13 | 2019-12-05 | Semiconductor structure and method for fabricating the same |
US17/576,683 Active 2040-01-10 US11688684B2 (en) | 2018-12-13 | 2022-01-14 | Semiconductor structure and method for fabricating the same |
Country Status (2)
Country | Link |
---|---|
US (3) | US20200219766A1 (en) |
CN (2) | CN111326421B (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20210121848A (en) * | 2020-03-31 | 2021-10-08 | 에스케이하이닉스 주식회사 | Semiconductor device and method for fabricating the same |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5969422A (en) * | 1997-05-15 | 1999-10-19 | Advanced Micro Devices, Inc. | Plated copper interconnect structure |
CN1722433A (en) * | 1999-07-08 | 2006-01-18 | 株式会社日立制作所 | Semiconductor device and method for manufacturing the same |
JP4963349B2 (en) * | 2005-01-14 | 2012-06-27 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
US8105933B2 (en) * | 2007-01-31 | 2012-01-31 | Freescale Semiconductor, Inc. | Localized alloying for improved bond reliability |
US8211794B2 (en) * | 2007-05-25 | 2012-07-03 | Texas Instruments Incorporated | Properties of metallic copper diffusion barriers through silicon surface treatments |
US8841766B2 (en) * | 2009-07-30 | 2014-09-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall protection structure |
JP2011238652A (en) * | 2010-05-06 | 2011-11-24 | Renesas Electronics Corp | Semiconductor device and method of manufacturing the same |
CN202110195U (en) * | 2011-05-30 | 2012-01-11 | 华南理工大学 | Device for detecting electromigration performance of interconnecting welding points |
US8704280B2 (en) * | 2011-09-22 | 2014-04-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device with strained channels induced by high-k capping metal layers |
US8772158B2 (en) * | 2012-07-20 | 2014-07-08 | Globalfoundries Inc. | Multi-layer barrier layer stacks for interconnect structures |
KR102057067B1 (en) * | 2013-01-29 | 2019-12-18 | 삼성전자주식회사 | Metal interconnect structure of a semiconductor device and method for forming the same |
US9041216B2 (en) * | 2013-03-14 | 2015-05-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structure and method of forming the same |
US8877633B2 (en) * | 2013-03-28 | 2014-11-04 | Globalfoundries Inc. | Methods of forming a barrier system containing an alloy of metals introduced into the barrier system, and an integrated circuit product containing such a barrier system |
TWI606294B (en) * | 2013-05-03 | 2017-11-21 | 應用材料股份有限公司 | Method for forming hardmask on film stack |
US9711485B1 (en) * | 2014-02-04 | 2017-07-18 | Amkor Technology, Inc. | Thin bonded interposer package |
CN106328616B (en) * | 2015-07-06 | 2019-07-05 | 旺宏电子股份有限公司 | Conductive plugs and its manufacturing method |
CN106558482B (en) | 2015-09-25 | 2019-12-24 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device and manufacturing method thereof |
-
2019
- 2019-12-05 US US16/703,879 patent/US20200219766A1/en not_active Abandoned
- 2019-12-05 CN CN201911236824.8A patent/CN111326421B/en active Active
- 2019-12-05 US US16/703,880 patent/US11257752B2/en active Active
- 2019-12-11 CN CN201911268361.3A patent/CN111326497A/en active Pending
-
2022
- 2022-01-14 US US17/576,683 patent/US11688684B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US20200219809A1 (en) | 2020-07-09 |
US11688684B2 (en) | 2023-06-27 |
CN111326421B (en) | 2022-04-26 |
CN111326421A (en) | 2020-06-23 |
CN111326497A (en) | 2020-06-23 |
US11257752B2 (en) | 2022-02-22 |
US20220139827A1 (en) | 2022-05-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10074655B2 (en) | Memory device with manufacturable cylindrical storage node | |
US7375389B2 (en) | Semiconductor device having a capacitor-under-bitline structure and method of manufacturing the same | |
US11502087B2 (en) | Semiconductor structure and method for fabricating the same | |
US11152253B2 (en) | Semiconductor structure and method for fabricating the same | |
US11133248B2 (en) | Semiconductor structure and method for fabricating the same | |
US11271000B2 (en) | Method for fabricating semiconductor device | |
US11257710B2 (en) | Method of fabricating semiconductor device | |
US11688684B2 (en) | Semiconductor structure and method for fabricating the same | |
US20230154843A1 (en) | Semiconductor Device with Integrated Metal-Insulator-Metal Capacitors | |
US9831248B1 (en) | Embedded DRAM cells having capacitors within trench silicide trenches of a semiconductor structure | |
KR102611247B1 (en) | Semiconducting metal oxide transistors having a patterned gate and methods for forming the same | |
US11081489B2 (en) | Semiconductor structure and method for fabricating the same | |
US11245019B2 (en) | Semiconductor device and method for fabricating the same | |
US11120992B2 (en) | Method of fabricating semiconductor device | |
US10283412B2 (en) | Semiconductor device and fabrication method thereof | |
TWI581433B (en) | Semiconductor structure and process thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
AS | Assignment |
Owner name: XIA TAI XIN SEMICONDUCTOR (QING DAO) LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, HYUNYOUNG;KWAK, DOWON;SEO, KANG-WON;REEL/FRAME:052713/0088 Effective date: 20190909 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |