US20200211502A1 - Mura correction system - Google Patents
Mura correction system Download PDFInfo
- Publication number
- US20200211502A1 US20200211502A1 US16/723,713 US201916723713A US2020211502A1 US 20200211502 A1 US20200211502 A1 US 20200211502A1 US 201916723713 A US201916723713 A US 201916723713A US 2020211502 A1 US2020211502 A1 US 2020211502A1
- Authority
- US
- United States
- Prior art keywords
- mura
- correction
- block
- value
- pixel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000012937 correction Methods 0.000 title claims abstract description 381
- 238000001514 detection method Methods 0.000 claims abstract description 75
- 230000003044 adaptive effect Effects 0.000 claims description 46
- 238000012360 testing method Methods 0.000 claims description 31
- 238000005259 measurement Methods 0.000 claims description 20
- 238000010586 diagram Methods 0.000 description 18
- 238000000034 method Methods 0.000 description 17
- 239000011159 matrix material Substances 0.000 description 8
- 238000004458 analytical method Methods 0.000 description 6
- 230000007547 defect Effects 0.000 description 5
- 238000004364 calculation method Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 230000002238 attenuated effect Effects 0.000 description 2
- 238000000605 extraction Methods 0.000 description 2
- 238000007781 pre-processing Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000013642 negative control Substances 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/10—Intensity circuits
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/006—Electronic inspection or testing of displays and display drivers, e.g. of LED or LCD displays
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2007—Display of intermediate tones
- G09G3/2074—Display of intermediate tones using sub-pixels
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0819—Several active elements per pixel in active matrix panels used for counteracting undesired variations, e.g. feedback or autozeroing
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0233—Improving the luminance or brightness uniformity across the screen
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0285—Improving the quality of display appearance using tables for spatial correction of display data
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/06—Adjustment of display parameters
- G09G2320/0693—Calibration of display systems
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2360/00—Aspects of the architecture of display systems
- G09G2360/14—Detecting light within display terminals, e.g. using a single or a plurality of photosensors
- G09G2360/141—Detecting light within display terminals, e.g. using a single or a plurality of photosensors the light conveying information used for selecting or modulating the light emitting or modulating element
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2360/00—Aspects of the architecture of display systems
- G09G2360/14—Detecting light within display terminals, e.g. using a single or a plurality of photosensors
- G09G2360/145—Detecting light within display terminals, e.g. using a single or a plurality of photosensors the light originating from the display screen
- G09G2360/147—Detecting light within display terminals, e.g. using a single or a plurality of photosensors the light originating from the display screen the originated light output being determined for each pixel
Definitions
- Various embodiments generally relate to a Mura correction system, and more particularly, to a Mura correction system which performs correction of a Mura pixel in a detection image obtained by photographing a display panel.
- LCD panels and OLED panels have been widely used as display panels.
- Mura may occur in a display panel due to an error in a manufacturing process, or the like.
- Mura means that a display image has non-uniform luminance in the form of a spot at a pixel or a certain area.
- a defect that Mura occurs is referred to as a Mura defect.
- the Mura defect needs to be detected and corrected to allow the display panel to have improved image quality.
- Various embodiments are directed to a Mura correction system which detects an individual Mura pixel in a block based on a brightness value in a detection image obtained by detecting a test image displayed on a display panel and generates Mura pixel correction data to be applied to a quadratic Mura pixel correction equation for correcting the brightness value of the Mura pixel.
- various embodiments are directed to a Mura correction system which detects a Mura block based on a brightness value in a detection image detected from a test image displayed on a display panel, divides the Mura block into a Mura sub block of Mura pixels and a normal sub block of normal pixels, selects one having a smaller area between the Mura sub block and the normal sub block, as a correction sub block, and generates Mura pixel correction data to be applied to a quadratic Mura pixel correction equation for correcting brightness values of pixels in the correction sub block.
- various embodiments are directed to a Mura correction system which selects one having a larger area between the Mura sub block and the normal sub block, as a non-correction sub block, and performs Mura correction on the non-correction sub block.
- a Mura correction system may include: a Mura correction device configured to receive a detection image corresponding to a test image for each gray level of a display panel, and generate Mura pixel correction data for a Mura pixel.
- the Mura correction device may include: a Mura block detector configured to detect a Mura block having the Mura pixel among blocks each including a plurality of pixels, based on an average pixel brightness value of the display panel, and provide a position value of the Mura block; a Mura pixel detector configured to receive the position value of the Mura block, detect the Mura pixel in the Mura block, based on a preset reference value, and provide a position value of the Mura pixel; and a first coefficient generator configured to receive the position value of the Mura pixel, generate coefficient values of coefficients of a Mura pixel correction equation as a quadratic equation for correcting a brightness value of the Mura pixel for each gray level to the average pixel brightness value of the display panel, and generate the Mura pixel correction data including the position value of the Mura pixel and the coefficient values of the coefficients of the Mura pixel correction equation.
- the Mura correction device may include: a Mura block detector configured to detect a Mura block which have Mura pixels with intensive Mura when determined based on an average pixel brightness value of a display panel, among blocks each including a plurality of pixels, divide the Mura block into a first sub block which includes the Mura pixels and a second sub block which includes pixels with relatively light Mura, select one having a smaller area between the first sub block and the second sub block, as a correction sub block, and provide a position value of the correction sub block; a Mura pixel detector configured to receive the position value of the correction sub block, and provide position values of pixels in the correction sub block; and a first coefficient generator configured to receive the position values of the pixels in the correction sub block, generate coefficient values of coefficients of a Mura pixel correction equation as a quadratic equation for correcting a brightness value of each pixel in the correction sub block for each gray level to the average pixel brightness value of the display panel, and generate the Mura pixel correction data including the position values of the pixels of the correction
- Mura correction on the Mura pixel may be implemented.
- Mura correction on a Mura pixel may be implemented while alleviating the burden of a memory.
- FIG. 1 is a block diagram illustrating a representation of an example of a Mura correction system in accordance with an embodiment of the disclosure.
- FIGS. 2A and 2B are diagrams illustrating representations of examples of test images.
- FIG. 3 is a block diagram illustrating a representation of an example of a Mura correction device of FIG. 1 .
- FIG. 4 is a diagram illustrating a representation of an example of detection images corresponding to test images for respective gray levels.
- FIG. 5 is a representation of an example of a diagram to assist in the explanation of a method of analyzing a Mura block in a detection image.
- FIG. 6 is a graph illustrating a representation of an example of the relationship among a measurement value of the Mura block, a Mura correction value and an average pixel brightness value of a display panel, for each gray level.
- FIG. 7 is a diagram illustrating a representation of an example of a memory map which stores coefficient values of a Mura correction equation by applying an adaptive range.
- FIG. 8 is a diagram illustrating a representation of an example of a memory map which stores general coefficient values.
- FIG. 9 is a representation of an example of a diagram to assist in the explanation of a method for obtaining an actually required coefficient by changing a representation range of the brightness value of a Mura block.
- FIG. 10 is a diagram illustrating a representation of an example of blocks for detection of a Mura pixel.
- FIG. 11 is a table illustrating a representation of an example of blocks of FIG. 10 that are sorted in descending order of standard deviation values.
- FIG. 12 is a table illustrating a representation of an example of the selection of a block which deviates from a standard deviation.
- FIG. 13 is a table illustrating a representation of an example of the extraction of coordinate values of a Mura pixel of the block.
- FIG. 14 is a diagram illustrating a representation of an example of brightness values of pixels of the block B 4 illustrated in FIG. 13 and differences of the brightness values from a standard deviation.
- FIG. 15 is a diagram illustrating a representation of an example of a block in which a Mura sub block has a smaller area than a normal sub block.
- FIG. 16 is a diagram illustrating a representation of an example of a block in which a normal sub block has a smaller area than a Mura sub block.
- FIG. 17 is a lookup table illustrating a representation of an example of Mura correction of non-correction sub blocks of FIGS. 15 and 16 .
- FIG. 18 is a lookup table illustrating a representation of an example of Mura pixel correction of pixels of correction sub blocks of FIGS. 15 and 16 .
- FIG. 19 is a block diagram illustrating a representation of an embodiment of a driver illustrated in FIG. 1 .
- FIG. 20 is a block diagram illustrating a representation of an embodiment of a Mura correction unit illustrated in FIG. 19 .
- FIG. 21 is a representation of an example of a graph to assist in the explanation of a change in a Mura correction value when DBV control is applied.
- FIG. 22 is a representation of an example of a graph to assist in the explanation of a change in a Mura correction value when offset control is applied.
- the Mura defect of a display panel may be solved by accurately detecting a test image displayed on the display panel, analyzing the Mura in a detection image and correcting the Mura as a result of analyzing the Mura.
- FIG. 1 a Mura correction system in accordance with an embodiment of the disclosure may be illustrated as in FIG. 1 .
- the Mura correction system includes a test image supply unit 20 which provides a test image for each gray level to a display panel 10 , an image detection unit 30 which photographs the test image displayed on the display panel 10 and provides a photographed detection image, a camera calibration unit 40 which analyzes the detection image and thereby provides calibration information for allowing the image detection unit 30 to obtain an accurate detection image, and a Mura correction device 100 which performs Mura analysis on the detection image and generates Mura correction data corresponding to the Mura analysis.
- the Mura correction device 100 is configured to provide the Mura correction data to a driver 200 .
- the display panel 10 may use an LCD panel or an OLED panel.
- the test image supply unit 20 may provide test images as illustrated in FIGS. 2A and 2B .
- FIG. 2A illustrates that small square white patterns are formed in a matrix structure
- FIG. 2B illustrates that large square black patterns are formed in a matrix structure.
- a test image may be variously applied depending on the size or shape of the display panel 10 . That is to say, in a test image, the shape, size, arrangement state or number of patterns may be determined depending on the size or shape of the display panel 10 . Also, as the shape of the patterns included in the test image, not only a quadrangular shape but also various shapes may be applied and may be formed solely or in combination.
- the test image supply unit 20 may separately provide a test image for calibrating the photographing state of the image detection unit 30 and a test image for analyzing the Mura of the display panel 10 .
- the test image for calibrating the photographing state of the image detection unit 30 may be configured to have patterns that are easy to analyze the size, rotation and distortion of an image, and the test image for analyzing the Mura of the display panel 10 may be configured to easily obtain a pixel brightness value of the display panel 10 for each gray level. In the description of the embodiment of the disclosure, both the two cases will be collectively referred to as a test image.
- the display panel 10 may receive a test image, that is, test image data, supplied from the test image supply unit 20 , may drive pixels arranged in the form of a matrix depending on the test image data, and may display the test image through the driving of the pixels.
- a test image that is, test image data
- supplied from the test image supply unit 20 may drive pixels arranged in the form of a matrix depending on the test image data, and may display the test image through the driving of the pixels.
- the image detection unit 30 may be understood as a camera which uses an image sensor, and obtains a detection image by photographing the test image displayed on the display panel 10 , to analyze Mura.
- the photographing state of the image detection unit 30 may be variously set depending on the shape or size of the display panel 10 .
- the image detection unit 30 may provide the photographed detection image, that is, detection image data, to the camera calibration unit 40 and the Mura correction device 100 .
- the detection image data representing the detection image may be transmitted in formats corresponding to various protocols that may be received by the camera calibration unit 40 and the Mura correction device 100 .
- a detection image may be understood as detection image data.
- the camera calibration unit 40 may be configured to display calibration information for calibrating the photographing state depending on a result of analyzing the detection image obtained by photographing the test image illustrated in FIG. 2A or 2B , on a separate display device (not illustrated) or to feed the calibration information back to the image detection unit 30 .
- the camera calibration unit 40 displays the calibration information on a separate display device
- a user may check the calibration information and manually calibrate the photographing state of the image detection unit 30 .
- the calibration of the photographing state may be automatically implemented as the camera calibration unit 40 feeds the calibration information back to the image detection unit 30 .
- the Mura analysis uses the detection image photographed by the image detection unit 30 .
- the setting of the photographing state of the image detection unit 30 may exert substantial influence on a Mura analysis result.
- the photographing state of the image detection unit 30 may be calibrated, and, through the calibration, an error that may occur by the image detection unit 30 may be reduced.
- the Mura correction device 100 receives the detection image from the image detection unit 30 , and performs Mura analysis on the detection image and generation of Mura correction data.
- the Mura correction device 100 may be exemplified as illustrated in FIG. 3 .
- the detection image is denoted by V_DATA
- the Mura correction data is denoted by C_DATA.
- the Mura correction device 100 includes an image receiving unit 110 and a noise attenuation filter 120 which perform a preprocessing operation on the detection image V_DATA, and includes a Mura correction unit 130 for Mura correction of the preprocessed detection image V_DATA.
- the image receiving unit 110 is an interface part for receiving the detection image V_DATA transmitted from the external image detection unit 30 and transmitting the received detection image V_DATA to the noise attenuation filter 120 .
- the noise attenuation filter 120 is to filter noise of the detection image V_DATA.
- the detection image V_DATA provided from the image detection unit 30 has noise due to an electrical characteristic of the image sensor.
- the noise may serve as a factor that increases an error deviation in Mura analysis.
- the noise due to the electrical characteristic of the image sensor should be filtered from the detection image V_DATA.
- the noise attenuation filter 120 may be configured using a low pass filter.
- the low pass filter may be understood as commonly designating a Gaussian filter, an average filter, a median filter, and so forth.
- the detection image V_DATA is inputted to the Mura correction unit 130 after passing through the image receiving unit 110 and the noise attenuation filter 120 for the preprocessing.
- the Mura correction unit 130 receives the detection image V_DATA in which noise is attenuated by the noise attenuation filter 120 , and detects a Mura block which has Mura, by determining a brightness value of each detection image V_DATA in a block unit including a plurality of pixels.
- the Mura correction unit 130 generates coefficient values of coefficients of a Mura correction equation as a quadratic equation for correcting a measurement value of the Mura block for each gray level to an average pixel brightness value of the display panel 10 .
- the Mura correction unit 130 sets a first coefficient, for example, a coefficient of the highest order, among the coefficients of the Mura correction equation to include adaptive range bits capable of changing a brightness representation range of the Mura block.
- the adaptive range bits are to set the coefficient value of the first coefficient such that the sum of a Mura measurement value of the Mura block and a Mura correction value approximates to the average pixel brightness value.
- the Mura correction unit 130 generates Mura correction data including a position value of the Mura block and the coefficient values of the coefficients of the Mura correction equation.
- the Mura correction unit 130 includes a Mura block detector 140 , a coefficient generator 142 , a Mura pixel detector 150 , a coefficient generator 152 , a memory 160 , and an output circuit 170 .
- the Mura block detector 140 receives the detection image V_DATA in which noise is attenuated by the noise attenuation filter 120 , and detects a Mura block which has Mura, by determining a brightness value of each detection image V_DATA in a block unit including a plurality of pixels.
- the detection image V_DATA may be provided in frame units A, B, C, . . . , D having different gray level values, from the image detection unit 30 , as illustrated in FIG. 4 , and the Mura block detector 140 detects a Mura block in a block unit for each frame unit.
- FIG. 4 may be understood as representing frames of 18 gray levels, 48 gray levels, 100 gray levels and 150 gray levels as detection images V_DATA.
- the detection image V_DATA of each frame may be divided into a plurality of blocks which are arranged in the form of a matrix, and each block includes a plurality of pixels which are arranged in the form of a matrix.
- the reference symbols B 11 , B 12 , . . . , B 23 are to separately represent respective blocks
- the reference symbols P 11 , P 12 , . . . , P 44 are to separately represent respective pixels.
- a Mura block may be determined in the block unit of FIG. 5 .
- a Mura block may be determined based on an average brightness value for each gray level of the detection image V_DATA of the display panel 10 .
- a block may have an average brightness value calculated by the brightness of the pixels included therein.
- a block having an average brightness value that deviates from a standard deviation by an average brightness value for each gray level of the display panel 10 , by at least a predetermined level may be determined as a Mura block.
- the Mura block detector 140 generates a position value of a block determined as a Mura block.
- the position value of the Mura block may be designated as a position value of a specific one of the pixels included in the Mura block. More specifically, when the block B 23 of FIG. 5 is a Mura block and the coordinates of the pixel P 11 of the block B 23 are (5, 9), the position value of the Mura block may be designated as (5,9).
- the Mura block detector 140 outputs data including the position value of the Mura block and the detection image V_DATA for the block, to the coefficient generator 142 , and outputs information of the blocks for the detection image V_DATA (information including position information and the detection image V_DATA), to the Mura pixel detector 150 .
- the coefficient generator 142 generates coefficient values of coefficients of a Mura correction equation as a quadratic equation for correcting a measurement value of a Mura block for each gray level to an average pixel brightness value for each gray level of the display panel 10 , and stores a position value of the Mura block and the coefficient values of the coefficients of the Mura correction equation in the memory 160 .
- the position value of the Mura block and the coefficient values of the coefficients of the Mura correction equation are stored in the memory 160 to join with each other, and may be defined as Mura correction data.
- Mura correction for the Mura block is performed in the driver 200 .
- an approximate equation capable of accurately representing a brightness value of a Mura block for each gray level that is, a Mura correction equation
- Mura correction equation may be accurately performed if only the coefficient values of the coefficients of the Mura correction equation for each gray level are determined.
- the Mura correction device 100 may generate the coefficient values of the Mura correction equation for Mura correction of the Mura block, as the Mura correction data.
- the driver 200 may have an algorithm which performs a calculation according to the Mura correction equation, and, by applying an input data (display data) to the Mura correction equation to which the coefficient values provided from the Mura correction device 100 are applied, may provide driving signals capable of displaying a screen with improved image quality in correspondence to the display data, to the display panel 10 .
- the disclosure is implemented to use a quadratic Mura correction equation to maximally approximate a brightness value of the Mura block for each gray level to an average pixel brightness value of the display panel 10 . Therefore, the Mura correction device 100 generates the coefficient values of the coefficients of the Mura correction equation that is a quadratic equation, and the driver 200 applies the coefficient values of the coefficients to the Mura correction equation, corrects an input value (display data) by the Mura correction equation and outputs driving signals corresponding to the corrected display data.
- the curve CM represents an average pixel brightness value of the display panel 10 for each gray level
- the curve CA represents a Mura correction value for each gray level
- the curve CB represents a Mura measurement value for each gray level.
- Equation 1 the Mura correction value for each gray level is expressed as aX 2 +bX+c, the Mura measurement value for each gray level is expressed as X, and the average pixel brightness value of the display panel 10 for each gray level is expressed as Y.
- X is the Mura measurement value for each gray level, that is, a gray level value of a gray level, and the coefficients of respective orders of the Mura correction equation are expressed as a, b and c.
- the coefficient values of the respective orders of the Mura correction equation may be stored using a memory map as illustrated in FIG. 7 .
- the coefficients of the Mura correction equation may be set within a storage capacity range by the memory map.
- the coefficient values of the respective orders of the Mura correction equation may be set to be expressed by 8 bits for example, and may be stored using a memory map as illustrated in FIG. 8 .
- PGA denotes bits which express the coefficient value of the coefficient a
- PGB denotes bits which express the coefficient value of the coefficient b
- PGC denotes bits which express the coefficient value of the coefficient c.
- the coefficient values of the coefficients a, b and c may be sufficiently expressed by the 8 bits illustrated in FIG. 8 .
- a change in a brightness value of the Mura block for each gray level is substantial, it is difficult to sufficiently express the coefficient values of the coefficients a, b and c by 8 bits.
- the embodiment of the disclosure may be configured to set at least one designated coefficient among the coefficients, by applying an adaptive range. For instance, in order to solve the above-described problem of FIG. 8 , the embodiment of the disclosure is configured to set the coefficient a of the highest order among the coefficients, by applying an adaptive range, as illustrated in FIG. 7 .
- the coefficient a of the highest order among the coefficients is set to include adaptive range bits AR and basic range bits GA, and the remaining coefficients b and c are set to include basic range bits GB and GC.
- the basic range bits GA, GB and GC of the coefficients a, b and c may be set to have the same number of bits.
- the adaptive range bits AR are exemplified as 3 bits, and the basic range bits GA, GB and GC are exemplified as 7 bits.
- the basic range bits GA, GB and GC of the respective coefficients may be set to have different numbers of bits.
- the number of the basic range bits GA of the coefficient a may be set to m 1
- the number of the basic range bits GB of the coefficient b may be set to m 2
- the number of the basic range bits GC of the coefficient c may be set to m 3
- the number of the adaptive range bits AR may be set to n.
- m 1 , m 2 , m 3 and n are natural numbers.
- the total capacity of the memory map is m 1 +m 2 +m 3 +n bits.
- the remaining bits except m 1 +n bits allocated to the coefficient a may be allocated to express the basic range bits GB and GC of the coefficients b and the coefficient c.
- the adaptive range bits AR described above are to change a brightness representation range of the Mura block so that the sum of the Mura measurement value of the Mura block and the Mura correction value approximates the average pixel brightness value.
- the brightness representation range of the Mura block determined by the change of the value of the adaptive range bits AR includes a resolution and a brightness value range. That is to say, the change of the adaptive range bits AR changes the brightness representation range, the resolution and the brightness value range of the Mura block.
- the coefficient a may be changed by changing the adaptive range bits AR.
- the coefficient value of the coefficient a may be changed by changing the adaptive range bits AR.
- the coefficient a may have a coefficient value that is most approximate to an actually required coefficient value in the brightness representation range of the Mura block.
- a method of setting the coefficient a of the Mura correction equation according to the embodiment of the disclosure to which an adaptive range is applied will be described below with reference to FIG. 9 .
- the coefficient a is expressed by the adaptive range bits AR and the basic range bits GA.
- the coefficient a may have a value corresponding to a representation range of 8 steps, such as Range 0 to Range 7 .
- FIG. 9 illustrates that the brightness representation range of the Mura block is changed to Range 0 , Range 1 and Range 2 , wherein the brightness representation range of the Mura block is narrowest in Range 0 and is widest in Range 2 .
- the adaptive range bits AR have a higher value
- the brightness representation range of the Mura block becomes wider. Namely, the brightness value range of the Mura block becomes wider, and the resolution of the Mura block becomes lower.
- Table 1 shows the changes in the adaptive range bits AR of the coefficient a to represent 256 gray levels.
- the value (000) 2 of the adaptive range bits AR is represented as 0 and corresponds to Range 0 of FIG. 9
- the value (001) 2 of the adaptive range bits AR is represented as 1 and corresponds to Range 1 of FIG. 9
- the value (010) 2 of the adaptive range bits AR is represented as 2 and corresponds to Range 2 of FIG. 9 .
- Range 0 corresponds to a maximum that may be represented by the basic range bits GA of the coefficient a.
- the value of the adaptive range bits AR may be changed.
- the adaptive range bits AR have the value of 2
- the average pixel brightness value that may be represented by the actually required coefficient value REF is included in the representation range Range 2 .
- an error F 2 occurs between the average pixel brightness value that may be represented by the actually required coefficient value REF and a most approximate value among values that may be represented by the gray level values of representation range Range 2 .
- the average pixel brightness value that may be represented by the actually required coefficient value REF is included in the representation range Range 1 .
- the average pixel brightness value that may be represented by the actually required coefficient value REF corresponds to a maximum value+MAX of the representation range Range 1 .
- the value of the adaptive range bits AR may be set to 1, and the coefficient a may have a coefficient value that is obtained by combining the value of the adaptive range bits AR corresponding to 1 and the maximum value of the basic range bits GA.
- the coefficient a of the Mura correction equation may be set as in the method described above with reference to FIG. 9 and Table 1.
- the coefficient a may have a coefficient value that is obtained by combining the value of the adaptive range bits AR corresponding to a representation range in which a most approximate value exists and the maximum value of the basic range bits GA.
- the coefficient generator 142 first determines the coefficient values of the coefficients a, b and c of the Mura correction equation by using the basic range bits GA, GB and GC. In the case where an average pixel brightness value for each gray level of the display panel 10 deviates from a value range by the Mura correction equation, the adaptive range bits AR of the coefficient a of the highest order are set such that the actually required coefficient value REF has a value most approximate to the average pixel brightness value.
- the coefficient generator 142 stores the position value of the Mura block and the coefficient values of the coefficients of the Mura correction equation, in the memory 160 , as the Mura correction data.
- the position value of the Mura block and the coefficient values of the coefficients of the Mura correction equation are stored in the memory 160 in the form of a lookup table.
- the position value of the Mura block is utilized as an index.
- the position value of the Mura block and the coefficient values of the coefficients of the Mura correction equation are joined with each other such that the coefficient values of the coefficients of the Mura correction equation may be read from the position value of the Mura block.
- the Mura block detector 140 detects the Mura block and thereby generates the position value of the Mura block, and the coefficient generator 142 generates the coefficient values of the coefficients of the Mura correction equation.
- the Mura block detector 140 may output the detection image V_DATA to the Mura pixel detector 150 in a frame unit or a block unit.
- the Mura block detector 140 outputs the information of blocks for the detection image V_DATA of a general block and the Mura block (information including position information and the detection image V_DATA), to the Mura pixel detector 150 .
- a Mura pixel means a pixel which has a defect, and indicates a dot-shaped Mura having a pixel size that occurs due to an error in a manufacturing process, or the like.
- the Mura pixel may be determined in a block unit of the detection image V_DATA.
- the Mura pixel may be detected based on the average pixel brightness value of the display panel 10 and a brightness value of an adjacent pixel.
- a brightness value of a Mura pixel such as a white dot Mura, a black dot Mura, and a black and white dot Mura is equal to or greater than a reference value set based on an average pixel brightness value, a brightness value of an adjacent pixel or both the average pixel brightness value and the brightness value of an adjacent pixel, the corresponding pixel is detected as a Mura pixel.
- the brightness value of the pixel may be corrected by a correction method for one Mura pixel and a block-based correction method.
- FIG. 10 is a diagram illustrating a representation of an example of blocks for detection of a Mura pixel
- FIG. 11 is a table illustrating a representation of an example of blocks of FIG. 10 that are sorted in descending order of standard deviation values
- FIG. 12 is a table illustrating a representation of an example of the selection of a block which deviates from a standard deviation
- FIG. 13 is a table illustrating a representation of an example of the extraction of coordinate values of a Mura pixel of the block
- FIG. 14 is a diagram illustrating a representation of an example of brightness values of pixels of the block B 4 illustrated in FIG. 13 and differences of the brightness values from a standard deviation.
- the Mura correction unit 130 of the Mura correction device 100 the Mura block detector 140 , the Mura pixel detector 150 and the coefficient generator 152 may be used in correction of one Mura pixel.
- the detection image V_DATA may be divided into blocks (e.g., blocks B 1 to B 4 ) which are arranged in the form of a matrix, and each of the blocks includes pixels which are arranged in the form of a matrix.
- the position value of the block B 1 may be given as (1, 1).
- the position value of the block B 2 may be given as (1, 3)
- the position value of the block B 3 may be given as (3, 1)
- the position value of the block B 4 may be given as (3, 3).
- the Mura block detector 140 detects a Mura block having a Mura pixel, among the blocks B 1 to B 4 each including a plurality of pixels, based on the average pixel brightness value of the display panel 10 .
- the Mura block detector 140 provides the position value of the detected Mura block.
- the Mura block detector 140 may detect a block which deviates from a preset standard deviation Stdev with respect to the average pixel brightness value of the display panel 10 , as a Mura block.
- the standard deviations Stdev of the blocks of FIG. 10 may be arranged in descending order of the standard deviations Stdev, as shown in FIG. 11 .
- a standard deviation Stdev for detecting a Mura block may be understood as an average value of the differences between the average pixel brightness value of the display panel 10 and the brightness values of respective pixels.
- the block B 4 has brightness values of 12, 12, 11 and 1 for respective pixels.
- the pixels of the block B 4 have relatively high brightness values when compared to the other blocks, and as a result, the standard deviation Stdev thereof may be calculated as 4.63.
- the Mura block detector 140 is set to determine a block which deviates from a standard deviation Stdev of 2, as a Mura block, the block B 4 in the table of FIG. 11 corresponds to a Mura block.
- the Mura block detector 140 detects the block B 4 as a Mura block as shown in FIG. 12 , by referring to the table of FIG. 11 .
- X and Y represent the position value of the block B 4 .
- the Mura block detector 140 may provide the position values (3, 3) of the block B 4 detected as a Mura block.
- the Mura pixel detector 150 When the Mura pixel detector 150 receives the coordinate values of the block B 4 detected as a Mura block by the Mura block detector 140 as described above, the Mura pixel detector 150 detects a Mura pixel in the block B 4 being a Mura block, based on a preset reference value. Then, the Mura pixel detector 150 provides a position value of the Mura pixel.
- the standard deviation Stdev is 4.6.
- the coordinates of the Mura pixel may be obtained as shown in FIG. 13 .
- FIG. 13 it may be seen that, in the block B 4 , a pixel which has a brightness value of 1 at a position value (4, 4) is extracted as the Mura pixel.
- FIG. 14 illustrates deviations of brightness values of respective pixels with respect to an average brightness value of 9 of the block B 4 .
- the Mura pixel detector 150 may detect a Mura pixel by the above-described method, and may provide the position value of the Mura pixel.
- the coefficient generator 152 receives the position value of the Mura pixel.
- the coefficient generator 152 generates coefficient values of coefficients of a Mura pixel correction equation as a quadratic equation for correcting the brightness value of the Mura pixel for each gray level to the average pixel brightness value of the display panel 10 , and generates Mura pixel correction data including the position value of the Mura pixel and the coefficient values of the coefficients of the Mura pixel correction equation.
- the Mura pixel correction equation may be expressed by the sum of a Mura correction value aX 2 +bX+c and a Mura measurement value X.
- X is a gray level value of a gray level
- a, b and c are coefficients.
- the coefficient generator 142 may receive the position value of the detected Mura block to extract a Mura pixel. In this case, since the operation of the coefficient generator 142 is the same as that described above with reference to FIGS. 6 to 9 , repeated descriptions thereof will be omitted herein.
- the Mura correction unit 130 of the Mura correction device 100 may control a process such that Mura correction data for the Mura block described above is generated first and, after the Mura correction data is generated, the Mura pixel correction data for the Mura pixel of the Mura block is generated.
- FIG. 15 is a diagram illustrating a representation of an example of a block in which a Mura sub block has a smaller area than a normal sub block
- FIG. 16 is a diagram illustrating a representation of an example of a block in which a normal sub block has a smaller area than a Mura sub block
- FIG. 17 is a lookup table illustrating a representation of an example of Mura correction of non-correction sub blocks of FIGS. 15 and 16
- FIG. 18 is a lookup table illustrating a representation of an example of Mura pixel correction of pixels of correction sub blocks of FIGS. 15 and 16 .
- the Mura correction unit 130 of the Mura correction device 100 the Mura block detector 140 , the Mura pixel detector 150 and the coefficient generator 152 may be used in correction of a brightness value of a pixel in a block, in a block basis.
- FIG. 15 illustrates a block B 0 with a position value (188, 80), and FIG. 16 illustrates a block B 9 with a position value (208, 108).
- Whether the block B 0 of FIG. 15 corresponds to a Mura block may be determined by the Mura block detector 140 .
- the block B 0 includes pixels corresponding to Mura pixels in some region, based on the average pixel brightness value of the display panel 10 .
- the Mura block detector 140 detects the block B 0 as a Mura block.
- the block B 0 is divided into a normal sub block BS 01 of normal pixels having light Mura and a Mura sub block BS 02 of Mura pixels having intensive Mura.
- the Mura block detector 140 selects the Mura sub block BS 02 as a correction sub block because the Mura sub block BS 02 has a smaller area than the normal sub block BS 01 in the block B 0 , and provides a position value (190, 80) of the Mura sub block BS 02 being a correction sub block.
- whether the block B 9 of FIG. 16 corresponds to a Mura block may also be determined by the Mura block detector 140 .
- the block B 9 also includes pixels corresponding to Mura pixels in some region, based on the average pixel brightness value of the display panel 10 .
- the Mura block detector 140 detects the block B 9 as a Mura block.
- the block B 9 is divided into a Mura sub block BS 91 of Mura pixels having intensive Mura and a normal sub block BS 92 of normal pixels having light Mura.
- the Mura block detector 140 selects the normal sub block BS 92 as a correction sub block because the normal sub block BS 92 has a smaller area than the Mura sub block BS 91 in the block B 9 , and provides a position value (208, 111) of the normal sub block BS 92 being a correction sub block.
- the Mura block detector 140 selects a sub block having a small area as a correction sub block is to alleviate the burden of a memory by reducing the size of a lookup table as shown in FIG. 18 .
- the Mura block detector 140 provides the position value of a correction sub block corresponding to the case of FIG. 15 or FIG. 16
- the Mura pixel detector 150 receives the position value of the correction sub block and provides position values of pixels in the correction sub block.
- FIG. 18 illustrates the position values of the pixels included in the Mura sub block BS 02 of FIG. 15 and the position values of the pixels included in the normal sub block BS 92 of FIG. 16 , as a lookup table.
- position values of the block B 0 of FIG. 15 and the block B 9 of FIG. 16 determined as Mura blocks may be stored in a lookup table for Mura blocks, as in FIG. 17 .
- the lookup tables as shown in FIGS. 17 and 18 may be stored in the memory 160 which is configured by a recording device such as a flash memory.
- the coefficient generator 152 receives the position values of the pixels in the correction sub block, from the Mura pixel detector 150 .
- the coefficient generator 152 generates coefficient values of coefficients of a Mura pixel correction equation as a quadratic equation for correcting a brightness value of each pixel for each gray level in the correction sub block, to the average pixel brightness value of the display panel 10 .
- the coefficient generator 152 may generate Mura pixel correction data including the position values of the pixels of the correction sub block and the coefficient values of the coefficients of the Mura pixel correction equation, as shown in FIG. 18 .
- the Mura pixel correction equation may be expressed by the sum of a Mura correction value aX 2 +bX+c and a Mura measurement value X.
- X is a gray level value of a gray level
- a, b and c are coefficients. The coefficient values of these coefficients may be stored as correction parameters of FIG. 18 .
- the Mura block detector 140 may select a sub block having a larger area between a Mura sub block and a normal sub block divided as in each of FIGS. 15 and 16 , as a non-correction sub block, and may further provide a position value of the non-correction sub block.
- the coefficient generator 142 receives the position value of the non-correction sub block from the Mura block detector 140 .
- the coefficient generator 142 generates coefficient values of coefficients of a Mura correction equation as a quadratic equation for correcting a measurement value of a non-correction sub block for each gray level of the non-correction sub block, to the average pixel brightness values of the display panel 10 .
- the coefficient generator 142 sets a highest-order coefficient among the coefficients of the Mura correction equation, to include adaptive range bits capable of changing a brightness representation range of the non-correction sub block such that the sum of a Mura measurement value of the non-correction sub block and a Mura correction value approximates to the average pixel brightness value.
- the coefficient generator 142 may generate Mura correction data including the position value of the non-correction sub block and the coefficient values of the coefficients of the Mura correction equation, and may provide the Mura correction data to the memory 160 to store the Mura correction data as a lookup table as shown in FIG. 17 .
- the Mura correction unit 130 of the Mura correction device 100 may control a process such that the Mura correction data for the non-correction sub block is generated first and, after the Mura correction data is generated, the Mura pixel correction data for the pixels included in the correction sub block is generated.
- the memory 160 may store the Mura correction data including the position value of the Mura block and the coefficient values of the coefficients of the Mura correction equation provided from the coefficient generator 142 and the Mura pixel correction data including the position value of the Mura pixel and the coefficient values of the coefficients of the Mura pixel correction equation provided from the coefficient generator 152 , as in FIGS. 17 and 18 .
- the output circuit 170 receives, from the memory 160 , the Mura correction data corresponding to the position value of the Mura block transferred from the Mura block detector 140 and the Mura pixel correction data corresponding to the position value of the Mura pixel transferred from the Mura pixel detector 150 , and provides the Mura correction data and the Mura pixel correction data to the driver 200 .
- the driver 200 stores the Mura correction data and the Mura pixel correction data in a storage location such as a flash memory configured therein.
- the display panel 10 tested by the above-described method may be fabricated as a set with the driver 200 which stores therein the Mura correction data and the Mura pixel correction data.
- the driver 200 may correct display data for the Mura block or the Mura pixel by using the Mura correction data and the Mura pixel correction data.
- the display panel 10 may display a screen with improved image quality by the correction of the display data.
- the driver 200 may be understood as a Mura correction driver.
- the driver 200 is configured to include a Mura memory 210 , a Mura correction unit 220 , and a display brightness value (DBV) control unit 240 .
- An embodiment of the driver 200 is exemplified as being configured to include a timing controller 230 and a signal driving unit 250 .
- the Mura memory 210 , the Mura correction unit 220 and the DBV control unit 240 may be embodied in various applications for Mura correction of display data, and these applications may not include the timing controller 230 and the signal driving unit 250 .
- the signal driving unit 250 may include a data latch 260 , a digital-analog converter (DAC) 270 , a gamma circuit 280 , and a driving circuit 290 .
- DAC digital-analog converter
- the timing controller 230 receives display data of the Mura correction unit 220 in which Mura correction of a Mura block and a Mura pixel is performed.
- the timing controller 230 is configured to provide the display data to the data latch 260 of the signal driving unit 250 after the display data goes through an internal process such as protocol change of the display data for signal transmission.
- the signal driving unit 250 is configured to receive the display data and provide a source signal Sout corresponding to the display data to the display panel 10 connected to the driving circuit 290 .
- the data latch 260 may be configured to include a plurality of latch elements which latch display data corresponding to one line of the display panel 10 to simultaneously process the display data.
- the gamma circuit 280 is configured to provide gamma voltages for respective gray levels to the DAC 270 .
- the DAC 270 is configured to receive the display data of the data latch 260 , select a gamma voltage of a gray level corresponding to the display data among the gamma voltages of the gamma circuit 280 , and output a selected driving voltage to the driving circuit 290 .
- the driving circuit 290 is an output buffer for driving the output of the DAC 270 and thereby outputting the source signal Sout.
- the source signal Sout of the driving circuit 290 is provided to the display panel 10 .
- the embodiment of the driver 200 corrects a brightness value of a Mura block included in display data, by using a quadratic Mura correction equation, and to this end, includes the Mura memory 210 and the Mura correction unit 220 .
- the driver 200 may correct a brightness value of a Mura pixel included in the display data, by using a quadratic Mura pixel correction equation, and the memory 210 and the Mura correction unit 220 may also be used to correct the Mura pixel.
- the Mura memory 210 stores Mura correction data including a position value of the Mura block for the display panel 10 and coefficient values for the Mura block, and Mura pixel correction data including a position value of the Mura pixel for the display panel 10 and coefficient values for the Mura pixel.
- the Mura correction data C_DATA of the Mura memory 210 may be understood to be provided from the Mura correction device 100 described above, and may also be understood as the Mura pixel correction data.
- the Mura block, the position value of the Mura block, the Mura pixel and the position value of the Mura pixel may be understood as described above with reference to FIG. 5 .
- the Mura correction equation, the coefficient values of the coefficients of the Mura correction equation, the Mura pixel correction equation, and the coefficient values of the coefficients of the Mura pixel correction equation may be understood as described above with reference to FIGS. 6 to 9 .
- the coefficient a having a highest order further includes adaptive range bits AR in comparison with the other coefficients, as described above.
- the driver 200 may perform Mura correction on the Mura block, by using the position value of the Mura block and the Mura correction data of the Mura memory 210 . Moreover, the driver 200 may perform Mura correction on the Mura pixel, by using the position value of the Mura pixel and the Mura pixel correction data of the Mura memory 210 .
- the Mura correction unit 220 receives the Mura correction data C_DATA of the Mura memory 210 and display data D_DATA. It may be understood that the display data D_DATA is provided to the driver 200 from an external data source, for the display of a screen.
- the Mura correction unit 220 sets display data (first display data) corresponding to the position value of the Mura block among the display data D_DATA, as a first input value X of the Mura correction equation.
- the Mura correction equation is one to which the coefficient values of the Mura correction data C_DATA for the Mura block are applied.
- the Mura correction unit 220 sets the coefficient a among the coefficients of the Mura correction equation to include the adaptive range bits AR and the basic range bits GA as in FIG. 7 , and sets the remaining coefficients b and c to include the basic range bits GB and GC as in FIG. 7 .
- the adaptive range bits AR may be set to have a value corresponding to a representation range having a value most approximate to the actually required coefficient value a by changing representation ranges of the basic range bits GA, GB and GC.
- the Mura correction unit 220 generates a solution of the Mura correction equation corresponding to the first input value X, as first correction display data for the first display data, and outputs display data including the position value of the Mura block and the first correction display data, to the timing controller 230 .
- the Mura correction unit 220 is connected with the DBV control unit 240 for a DBV control function, as illustrated in FIG. 19 .
- the DBV control unit 240 receives a control signal DBV_C for DBV control, and provides a control value X 0 corresponding to the control signal DBV_C to the Mura correction unit 220 .
- the control signal DBV_C is an electrical signal which is provided from outside the driver 200 to eliminate an error likely to occur in the Mura correction, and may have a level whose value is changed within a predetermined range.
- the control value X 0 may have a value corresponding to the level of the control signal DBV_C.
- the operation of the Mura correction unit 220 corresponding to the control value X 0 will be described below with reference to FIG. 20 .
- the Mura correction unit 220 may be configured as illustrated in FIG. 20 to perform Mura correction and DBV control on the Mura block.
- the Mura correction unit 220 includes a Mura correction equation setting circuit 310 , an input value adjustment circuit 320 , and a correction output circuit 330 .
- the Mura correction equation setting circuit 310 receives the Mura correction data C_DATA, and sets the Mura correction equation for the first input value X by applying the coefficient values of the Mura block.
- the calculation of the first input value X and the control value X 0 may be selected as one of summing and multiplying the first input value X and the control value X 0 .
- the calculation may be understood as summing the first input value X and the negative control value ⁇ X 0 .
- the correction output circuit 330 may generate a solution of the Mura correction equation corresponding to the third input value set by substituting the first display data of the Mura block among the display data D_DATA for the first input value X, as first correction display data for the first display data, and outputs display data T_DATA including the position value of the Mura block and the first correction display data.
- the Mura correction value of the Mura correction equation 0.1(100)2+1(100)+0 that is, 1100.
- the Mura correction value of the Mura correction equation may be changed as depicted in FIG. 21 , and accordingly, the brightness value Y by the Mura correction may be changed by an amount by which the input value becomes dark.
- the Mura correction value of the Mura correction equation may be changed as depicted in FIG. 22 .
- the Mura correction value of the Mura correction equation becomes 0.1(100)2+1(100)+(0-5), that is, 1095.
- a change in the Mura correction value does not correspond to that the input value becomes dark.
- the embodiment of the disclosure may accurately correct an error likely to occur in Mura correction by applying the quadratic Mura correction equation and the adaptive range to a coefficient, by DBV control.
- the Mura correction on the Mura pixel by the driver 200 may be performed in substantially the same method as the above-described Mura correction on the Mura block, except that the position value of the Mura pixel and the Mura pixel correction data of the Mura memory 210 are used.
- the Mura correction unit 220 receives the Mura pixel correction data, sets display data (second display data) corresponding to the position value of the Mura pixel, as a second input value X of the quadratic Mura pixel correction equation to which coefficients for the Mura pixel are applied.
- the Mura pixel correction equation is one to which the coefficient values of the Mura pixel correction data for the Mura pixel are applied.
- the Mura correction unit 220 generates a solution of the Mura pixel correction equation corresponding to the second input value, as second correction display data for the second display data, and outputs display data including the position value of the Mura pixel and the second correction display data, to the timing controller 230 .
- first Mura correction on the Mura pixel and second Mura correction on the Mura block may be performed sequentially.
- the Mura correction unit 220 corrects the display data by the second correction display data for the second display data, by performing the first Mura correction on the Mura pixel, and then, performs the second Mura correction on the Mura block.
- the Mura correction unit 220 corrects the display data with the first correction display data for the first display data, by the second Mura correction, and outputs display data for which the first Mura correction and the second Mura correction are completed, to the timing controller 230 .
- a brightness value representation range of the Mura block may be changed by applying an adaptive range to a coefficient of the Mura correction equation, and as a result, the brightness value of the Mura block may be corrected beyond a representation range of basic range bits of coefficients, whereby the image quality of the display panel may be more effectively improved.
- an error likely to occur in Mura correction may be effectively eliminated by DBV control.
- Mura correction on the Mura pixel may be implemented.
- Mura correction on a Mura pixel may be implemented while alleviating the burden of a memory.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Image Processing (AREA)
- Liquid Crystal Display Device Control (AREA)
- Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
- Controls And Circuits For Display Device (AREA)
Abstract
Description
- The present application claims priority to Korean Application No. 10-2018-0169629 filed Dec. 26, 2018 the contents of which are hereby incorporated by reference as set for fully herein.
- Various embodiments generally relate to a Mura correction system, and more particularly, to a Mura correction system which performs correction of a Mura pixel in a detection image obtained by photographing a display panel.
- Recently, LCD panels and OLED panels have been widely used as display panels.
- Mura may occur in a display panel due to an error in a manufacturing process, or the like. Mura means that a display image has non-uniform luminance in the form of a spot at a pixel or a certain area. A defect that Mura occurs is referred to as a Mura defect.
- The Mura defect needs to be detected and corrected to allow the display panel to have improved image quality.
- Various embodiments are directed to a Mura correction system which detects an individual Mura pixel in a block based on a brightness value in a detection image obtained by detecting a test image displayed on a display panel and generates Mura pixel correction data to be applied to a quadratic Mura pixel correction equation for correcting the brightness value of the Mura pixel.
- Also, various embodiments are directed to a Mura correction system which detects a Mura block based on a brightness value in a detection image detected from a test image displayed on a display panel, divides the Mura block into a Mura sub block of Mura pixels and a normal sub block of normal pixels, selects one having a smaller area between the Mura sub block and the normal sub block, as a correction sub block, and generates Mura pixel correction data to be applied to a quadratic Mura pixel correction equation for correcting brightness values of pixels in the correction sub block.
- Further, various embodiments are directed to a Mura correction system which selects one having a larger area between the Mura sub block and the normal sub block, as a non-correction sub block, and performs Mura correction on the non-correction sub block.
- In an embodiment, a Mura correction system may include: a Mura correction device configured to receive a detection image corresponding to a test image for each gray level of a display panel, and generate Mura pixel correction data for a Mura pixel.
- The Mura correction device may include: a Mura block detector configured to detect a Mura block having the Mura pixel among blocks each including a plurality of pixels, based on an average pixel brightness value of the display panel, and provide a position value of the Mura block; a Mura pixel detector configured to receive the position value of the Mura block, detect the Mura pixel in the Mura block, based on a preset reference value, and provide a position value of the Mura pixel; and a first coefficient generator configured to receive the position value of the Mura pixel, generate coefficient values of coefficients of a Mura pixel correction equation as a quadratic equation for correcting a brightness value of the Mura pixel for each gray level to the average pixel brightness value of the display panel, and generate the Mura pixel correction data including the position value of the Mura pixel and the coefficient values of the coefficients of the Mura pixel correction equation.
- Also, the Mura correction device may include: a Mura block detector configured to detect a Mura block which have Mura pixels with intensive Mura when determined based on an average pixel brightness value of a display panel, among blocks each including a plurality of pixels, divide the Mura block into a first sub block which includes the Mura pixels and a second sub block which includes pixels with relatively light Mura, select one having a smaller area between the first sub block and the second sub block, as a correction sub block, and provide a position value of the correction sub block; a Mura pixel detector configured to receive the position value of the correction sub block, and provide position values of pixels in the correction sub block; and a first coefficient generator configured to receive the position values of the pixels in the correction sub block, generate coefficient values of coefficients of a Mura pixel correction equation as a quadratic equation for correcting a brightness value of each pixel in the correction sub block for each gray level to the average pixel brightness value of the display panel, and generate the Mura pixel correction data including the position values of the pixels of the correction sub block and the coefficient values of the coefficients of the Mura pixel correction equation.
- According to the embodiments of the disclosure, by detecting an individual Mura pixel in a block based on a brightness value in a detection image obtained by detecting a test image displayed on a display panel and generating Mura pixel correction data to be applied to a quadratic Mura pixel correction equation for correcting the brightness value of the Mura pixel, Mura correction on the Mura pixel may be implemented.
- Also, according to the embodiments of the disclosure, by dividing pixels of a Mura block into a Mura sub block and a normal sub block, selecting one having a smaller area between the Mura sub block and the normal sub block, as a correction sub block, and correcting brightness values of pixels in the correction sub block, Mura correction on a Mura pixel may be implemented while alleviating the burden of a memory.
-
FIG. 1 is a block diagram illustrating a representation of an example of a Mura correction system in accordance with an embodiment of the disclosure. -
FIGS. 2A and 2B are diagrams illustrating representations of examples of test images. -
FIG. 3 is a block diagram illustrating a representation of an example of a Mura correction device ofFIG. 1 . -
FIG. 4 is a diagram illustrating a representation of an example of detection images corresponding to test images for respective gray levels. -
FIG. 5 is a representation of an example of a diagram to assist in the explanation of a method of analyzing a Mura block in a detection image. -
FIG. 6 is a graph illustrating a representation of an example of the relationship among a measurement value of the Mura block, a Mura correction value and an average pixel brightness value of a display panel, for each gray level. -
FIG. 7 is a diagram illustrating a representation of an example of a memory map which stores coefficient values of a Mura correction equation by applying an adaptive range. -
FIG. 8 is a diagram illustrating a representation of an example of a memory map which stores general coefficient values. -
FIG. 9 is a representation of an example of a diagram to assist in the explanation of a method for obtaining an actually required coefficient by changing a representation range of the brightness value of a Mura block. -
FIG. 10 is a diagram illustrating a representation of an example of blocks for detection of a Mura pixel. -
FIG. 11 is a table illustrating a representation of an example of blocks ofFIG. 10 that are sorted in descending order of standard deviation values. -
FIG. 12 is a table illustrating a representation of an example of the selection of a block which deviates from a standard deviation. -
FIG. 13 is a table illustrating a representation of an example of the extraction of coordinate values of a Mura pixel of the block. -
FIG. 14 is a diagram illustrating a representation of an example of brightness values of pixels of the block B4 illustrated inFIG. 13 and differences of the brightness values from a standard deviation. -
FIG. 15 is a diagram illustrating a representation of an example of a block in which a Mura sub block has a smaller area than a normal sub block. -
FIG. 16 is a diagram illustrating a representation of an example of a block in which a normal sub block has a smaller area than a Mura sub block. -
FIG. 17 is a lookup table illustrating a representation of an example of Mura correction of non-correction sub blocks ofFIGS. 15 and 16 . -
FIG. 18 is a lookup table illustrating a representation of an example of Mura pixel correction of pixels of correction sub blocks ofFIGS. 15 and 16 . -
FIG. 19 is a block diagram illustrating a representation of an embodiment of a driver illustrated inFIG. 1 . -
FIG. 20 is a block diagram illustrating a representation of an embodiment of a Mura correction unit illustrated inFIG. 19 . -
FIG. 21 is a representation of an example of a graph to assist in the explanation of a change in a Mura correction value when DBV control is applied. -
FIG. 22 is a representation of an example of a graph to assist in the explanation of a change in a Mura correction value when offset control is applied. - Hereinafter, embodiments of the disclosure will be described in detail with reference to the accompanying drawings. The terms used herein and in the claims shall not be construed as being limited to general or dictionary meanings and shall be interpreted based on the meanings and concepts corresponding to technical aspects of the disclosure.
- Embodiments described herein and configurations illustrated in the drawings are preferred embodiments of the disclosure, but do not represent all of the technical features of the disclosure. Thus, there may be various equivalents and modifications that can be made thereto at the time of filing the present application.
- Mura in the form of a spot occurs in a pixel of a display image due to an error in a manufacturing process, or the like. The Mura defect of a display panel may be solved by accurately detecting a test image displayed on the display panel, analyzing the Mura in a detection image and correcting the Mura as a result of analyzing the Mura.
- To this end, a Mura correction system in accordance with an embodiment of the disclosure may be illustrated as in
FIG. 1 . - Referring to
FIG. 1 , the Mura correction system includes a testimage supply unit 20 which provides a test image for each gray level to adisplay panel 10, animage detection unit 30 which photographs the test image displayed on thedisplay panel 10 and provides a photographed detection image, acamera calibration unit 40 which analyzes the detection image and thereby provides calibration information for allowing theimage detection unit 30 to obtain an accurate detection image, and aMura correction device 100 which performs Mura analysis on the detection image and generates Mura correction data corresponding to the Mura analysis. The Muracorrection device 100 is configured to provide the Mura correction data to adriver 200. - In the above configuration, the
display panel 10 may use an LCD panel or an OLED panel. - The test
image supply unit 20 may provide test images as illustrated inFIGS. 2A and 2B .FIG. 2A illustrates that small square white patterns are formed in a matrix structure, andFIG. 2B illustrates that large square black patterns are formed in a matrix structure. - Unlike
FIGS. 2A and 2B , a test image may be variously applied depending on the size or shape of thedisplay panel 10. That is to say, in a test image, the shape, size, arrangement state or number of patterns may be determined depending on the size or shape of thedisplay panel 10. Also, as the shape of the patterns included in the test image, not only a quadrangular shape but also various shapes may be applied and may be formed solely or in combination. - The test
image supply unit 20 may separately provide a test image for calibrating the photographing state of theimage detection unit 30 and a test image for analyzing the Mura of thedisplay panel 10. The test image for calibrating the photographing state of theimage detection unit 30 may be configured to have patterns that are easy to analyze the size, rotation and distortion of an image, and the test image for analyzing the Mura of thedisplay panel 10 may be configured to easily obtain a pixel brightness value of thedisplay panel 10 for each gray level. In the description of the embodiment of the disclosure, both the two cases will be collectively referred to as a test image. - The
display panel 10 may receive a test image, that is, test image data, supplied from the testimage supply unit 20, may drive pixels arranged in the form of a matrix depending on the test image data, and may display the test image through the driving of the pixels. - The
image detection unit 30 may be understood as a camera which uses an image sensor, and obtains a detection image by photographing the test image displayed on thedisplay panel 10, to analyze Mura. The photographing state of theimage detection unit 30 may be variously set depending on the shape or size of thedisplay panel 10. Theimage detection unit 30 may provide the photographed detection image, that is, detection image data, to thecamera calibration unit 40 and theMura correction device 100. The detection image data representing the detection image may be transmitted in formats corresponding to various protocols that may be received by thecamera calibration unit 40 and theMura correction device 100. In the following description, a detection image may be understood as detection image data. - The
camera calibration unit 40 may be configured to display calibration information for calibrating the photographing state depending on a result of analyzing the detection image obtained by photographing the test image illustrated inFIG. 2A or 2B , on a separate display device (not illustrated) or to feed the calibration information back to theimage detection unit 30. - In the case where the
camera calibration unit 40 displays the calibration information on a separate display device, a user may check the calibration information and manually calibrate the photographing state of theimage detection unit 30. In the case where theimage detection unit 30 is configured to be able to automatically calibrate the photographing state by referring to the fed-back calibration information, the calibration of the photographing state may be automatically implemented as thecamera calibration unit 40 feeds the calibration information back to theimage detection unit 30. - The Mura analysis uses the detection image photographed by the
image detection unit 30. Thus, the setting of the photographing state of theimage detection unit 30 may exert substantial influence on a Mura analysis result. - According to the embodiment of the disclosure, by using the
camera calibration unit 40 to objectively determine a case where the detection image does not maintain an original value of the test image and has a size change, rotation or distortion, the photographing state of theimage detection unit 30 may be calibrated, and, through the calibration, an error that may occur by theimage detection unit 30 may be reduced. - The
Mura correction device 100 receives the detection image from theimage detection unit 30, and performs Mura analysis on the detection image and generation of Mura correction data. - The
Mura correction device 100 may be exemplified as illustrated inFIG. 3 . InFIG. 3 , the detection image is denoted by V_DATA, and the Mura correction data is denoted by C_DATA. - The
Mura correction device 100 includes animage receiving unit 110 and anoise attenuation filter 120 which perform a preprocessing operation on the detection image V_DATA, and includes aMura correction unit 130 for Mura correction of the preprocessed detection image V_DATA. - The
image receiving unit 110 is an interface part for receiving the detection image V_DATA transmitted from the externalimage detection unit 30 and transmitting the received detection image V_DATA to thenoise attenuation filter 120. - The
noise attenuation filter 120 is to filter noise of the detection image V_DATA. - The detection image V_DATA provided from the
image detection unit 30 has noise due to an electrical characteristic of the image sensor. The noise may serve as a factor that increases an error deviation in Mura analysis. - Therefore, the noise due to the electrical characteristic of the image sensor should be filtered from the detection image V_DATA. For this purpose, the
noise attenuation filter 120 may be configured using a low pass filter. The low pass filter may be understood as commonly designating a Gaussian filter, an average filter, a median filter, and so forth. - The detection image V_DATA is inputted to the
Mura correction unit 130 after passing through theimage receiving unit 110 and thenoise attenuation filter 120 for the preprocessing. - The
Mura correction unit 130 receives the detection image V_DATA in which noise is attenuated by thenoise attenuation filter 120, and detects a Mura block which has Mura, by determining a brightness value of each detection image V_DATA in a block unit including a plurality of pixels. TheMura correction unit 130 generates coefficient values of coefficients of a Mura correction equation as a quadratic equation for correcting a measurement value of the Mura block for each gray level to an average pixel brightness value of thedisplay panel 10. - The
Mura correction unit 130 sets a first coefficient, for example, a coefficient of the highest order, among the coefficients of the Mura correction equation to include adaptive range bits capable of changing a brightness representation range of the Mura block. The adaptive range bits are to set the coefficient value of the first coefficient such that the sum of a Mura measurement value of the Mura block and a Mura correction value approximates to the average pixel brightness value. TheMura correction unit 130 generates Mura correction data including a position value of the Mura block and the coefficient values of the coefficients of the Mura correction equation. - To this end, the
Mura correction unit 130 includes aMura block detector 140, acoefficient generator 142, aMura pixel detector 150, acoefficient generator 152, amemory 160, and anoutput circuit 170. - The
Mura block detector 140 receives the detection image V_DATA in which noise is attenuated by thenoise attenuation filter 120, and detects a Mura block which has Mura, by determining a brightness value of each detection image V_DATA in a block unit including a plurality of pixels. - For example, the detection image V_DATA may be provided in frame units A, B, C, . . . , D having different gray level values, from the
image detection unit 30, as illustrated inFIG. 4 , and theMura block detector 140 detects a Mura block in a block unit for each frame unit.FIG. 4 may be understood as representing frames of 18 gray levels, 48 gray levels, 100 gray levels and 150 gray levels as detection images V_DATA. - For example, as illustrated in
FIG. 5 , the detection image V_DATA of each frame may be divided into a plurality of blocks which are arranged in the form of a matrix, and each block includes a plurality of pixels which are arranged in the form of a matrix. InFIG. 5 , the reference symbols B11, B12, . . . , B23 are to separately represent respective blocks, and the reference symbols P11, P12, . . . , P44 are to separately represent respective pixels. - A Mura block may be determined in the block unit of
FIG. 5 . A Mura block may be determined based on an average brightness value for each gray level of the detection image V_DATA of thedisplay panel 10. For instance, a block may have an average brightness value calculated by the brightness of the pixels included therein. Among blocks, a block having an average brightness value that deviates from a standard deviation by an average brightness value for each gray level of thedisplay panel 10, by at least a predetermined level, may be determined as a Mura block. - The
Mura block detector 140 generates a position value of a block determined as a Mura block. For example, the position value of the Mura block may be designated as a position value of a specific one of the pixels included in the Mura block. More specifically, when the block B23 ofFIG. 5 is a Mura block and the coordinates of the pixel P11 of the block B23 are (5, 9), the position value of the Mura block may be designated as (5,9). - The
Mura block detector 140 outputs data including the position value of the Mura block and the detection image V_DATA for the block, to thecoefficient generator 142, and outputs information of the blocks for the detection image V_DATA (information including position information and the detection image V_DATA), to theMura pixel detector 150. - The
coefficient generator 142 generates coefficient values of coefficients of a Mura correction equation as a quadratic equation for correcting a measurement value of a Mura block for each gray level to an average pixel brightness value for each gray level of thedisplay panel 10, and stores a position value of the Mura block and the coefficient values of the coefficients of the Mura correction equation in thememory 160. The position value of the Mura block and the coefficient values of the coefficients of the Mura correction equation are stored in thememory 160 to join with each other, and may be defined as Mura correction data. - In the embodiment of the disclosure, Mura correction for the Mura block is performed in the
driver 200. In order for Mura correction, an approximate equation capable of accurately representing a brightness value of a Mura block for each gray level, that is, a Mura correction equation, is required. In the case where the Mura correction equation is determined, Mura correction may be accurately performed if only the coefficient values of the coefficients of the Mura correction equation for each gray level are determined. - In the embodiment of the disclosure, the
Mura correction device 100 may generate the coefficient values of the Mura correction equation for Mura correction of the Mura block, as the Mura correction data. Thedriver 200 may have an algorithm which performs a calculation according to the Mura correction equation, and, by applying an input data (display data) to the Mura correction equation to which the coefficient values provided from theMura correction device 100 are applied, may provide driving signals capable of displaying a screen with improved image quality in correspondence to the display data, to thedisplay panel 10. - The disclosure is implemented to use a quadratic Mura correction equation to maximally approximate a brightness value of the Mura block for each gray level to an average pixel brightness value of the
display panel 10. Therefore, theMura correction device 100 generates the coefficient values of the coefficients of the Mura correction equation that is a quadratic equation, and thedriver 200 applies the coefficient values of the coefficients to the Mura correction equation, corrects an input value (display data) by the Mura correction equation and outputs driving signals corresponding to the corrected display data. - The Mura correction equation will be described hereinbelow with reference to
FIG. 6 . InFIG. 6 , the curve CM represents an average pixel brightness value of thedisplay panel 10 for each gray level, the curve CA represents a Mura correction value for each gray level, and the curve CB represents a Mura measurement value for each gray level. -
Y=aX 2 +bX+c+X [Equation 1] - In
Equation 1, the Mura correction value for each gray level is expressed as aX2+bX+c, the Mura measurement value for each gray level is expressed as X, and the average pixel brightness value of thedisplay panel 10 for each gray level is expressed as Y. InEquation 1, X is the Mura measurement value for each gray level, that is, a gray level value of a gray level, and the coefficients of respective orders of the Mura correction equation are expressed as a, b and c. - In the embodiment of the disclosure, the coefficient values of the respective orders of the Mura correction equation may be stored using a memory map as illustrated in
FIG. 7 . The coefficients of the Mura correction equation may be set within a storage capacity range by the memory map. - In a general case, the coefficient values of the respective orders of the Mura correction equation may be set to be expressed by 8 bits for example, and may be stored using a memory map as illustrated in
FIG. 8 . InFIG. 8 , PGA denotes bits which express the coefficient value of the coefficient a, PGB denotes bits which express the coefficient value of the coefficient b, and PGC denotes bits which express the coefficient value of the coefficient c. - If a brightness value of the Mura block for each gray level does not change significantly, the coefficient values of the coefficients a, b and c may be sufficiently expressed by the 8 bits illustrated in
FIG. 8 . However, if a change in a brightness value of the Mura block for each gray level is substantial, it is difficult to sufficiently express the coefficient values of the coefficients a, b and c by 8 bits. - In order to solve this problem, the embodiment of the disclosure may be configured to set at least one designated coefficient among the coefficients, by applying an adaptive range. For instance, in order to solve the above-described problem of
FIG. 8 , the embodiment of the disclosure is configured to set the coefficient a of the highest order among the coefficients, by applying an adaptive range, as illustrated inFIG. 7 . - Referring to
FIG. 7 , the coefficient a of the highest order among the coefficients is set to include adaptive range bits AR and basic range bits GA, and the remaining coefficients b and c are set to include basic range bits GB and GC. The basic range bits GA, GB and GC of the coefficients a, b and c may be set to have the same number of bits. The adaptive range bits AR are exemplified as 3 bits, and the basic range bits GA, GB and GC are exemplified as 7 bits. - On the other hand, the basic range bits GA, GB and GC of the respective coefficients may be set to have different numbers of bits. In other words, the number of the basic range bits GA of the coefficient a may be set to m1, the number of the basic range bits GB of the coefficient b may be set to m2, the number of the basic range bits GC of the coefficient c may be set to m3, and the number of the adaptive range bits AR may be set to n. Here, m1, m2, m3 and n are natural numbers.
- Namely, the total capacity of the memory map is m1+m2+m3+n bits. In the total capacity, the remaining bits except m1+n bits allocated to the coefficient a may be allocated to express the basic range bits GB and GC of the coefficients b and the coefficient c. For instance, the coefficient a may be set to have the adaptive range bits AR of 2 bits (n=2) and the basic range bits GA of 7 bits (m1=7), the coefficient b may be set to have the basic range bits GB of 7 bits (m2=7), and the coefficient c may be set to have the basic range bits GC of 8 bits (m3=8).
- The adaptive range bits AR described above are to change a brightness representation range of the Mura block so that the sum of the Mura measurement value of the Mura block and the Mura correction value approximates the average pixel brightness value. The brightness representation range of the Mura block determined by the change of the value of the adaptive range bits AR includes a resolution and a brightness value range. That is to say, the change of the adaptive range bits AR changes the brightness representation range, the resolution and the brightness value range of the Mura block.
- In the embodiment of the disclosure, the coefficient a may be changed by changing the adaptive range bits AR. In other words, in the case where a change in the brightness value of the Mura block is substantial and thus a value of the Mura correction equation does not reach the average pixel brightness value of the
display panel 10 through setting of the basic range bits of the coefficients a, b and c, the coefficient value of the coefficient a may be changed by changing the adaptive range bits AR. By the setting of the adaptive range bits AR, the coefficient a may have a coefficient value that is most approximate to an actually required coefficient value in the brightness representation range of the Mura block. - A method of setting the coefficient a of the Mura correction equation according to the embodiment of the disclosure to which an adaptive range is applied will be described below with reference to
FIG. 9 . - The coefficient a is expressed by the adaptive range bits AR and the basic range bits GA. In the case where the adaptive range bits AR are 3 bits, the coefficient a may have a value corresponding to a representation range of 8 steps, such as Range0 to Range7.
-
FIG. 9 illustrates that the brightness representation range of the Mura block is changed to Range0, Range1 and Range2, wherein the brightness representation range of the Mura block is narrowest in Range0 and is widest in Range2. - As the adaptive range bits AR have a higher value, the brightness representation range of the Mura block becomes wider. Namely, the brightness value range of the Mura block becomes wider, and the resolution of the Mura block becomes lower.
- Table 1 shows the changes in the adaptive range bits AR of the coefficient a to represent 256 gray levels.
-
TABLE 1 AR −MAX~+MAX Range of brightness value Resolution 0 −2−8~2−8 2*2−8 (2*2−8)/256 1 −2−9~2−9 2*2−9 (2*2−9)/256 2 −2−10~2−10 2*2−10 (2*2−10)/256 - In Table 1, in the case where the adaptive range bits AR of the coefficient a are 3 bits, the value (000)2 of the adaptive range bits AR is represented as 0 and corresponds to Range0 of
FIG. 9 , the value (001)2 of the adaptive range bits AR is represented as 1 and corresponds to Range1 ofFIG. 9 , and the value (010)2 of the adaptive range bits AR is represented as 2 and corresponds to Range2 ofFIG. 9 . - As in Table 1, when the value of the adaptive range bits AR is changed, the representation ranges, the brightness value ranges and the resolutions of the Range0, Range1 and
Range 2 are changed as the value of the adaptive range bits AR becomes higher. - In the foregoing, Range0 corresponds to a maximum that may be represented by the basic range bits GA of the coefficient a.
- In the case where the coefficient a is set to the representation range Range0 and a coefficient value REF that is actually required to approximate to the average pixel brightness value deviates from the representation range Range0 as illustrated in
FIG. 9 , an error F1 occurs. - In order to eliminate the error F1, in the embodiment of the disclosure, the value of the adaptive range bits AR may be changed.
- In the case where the adaptive range bits AR have the value of 2, the average pixel brightness value that may be represented by the actually required coefficient value REF is included in the representation range Range2. However, an error F2 occurs between the average pixel brightness value that may be represented by the actually required coefficient value REF and a most approximate value among values that may be represented by the gray level values of representation range Range2.
- In the case where the adaptive range bits AR have the value of 1, the average pixel brightness value that may be represented by the actually required coefficient value REF is included in the representation range Range1. The average pixel brightness value that may be represented by the actually required coefficient value REF corresponds to a maximum value+MAX of the representation range Range1.
- In the case of
FIG. 9 and Table 1 described above, according to the embodiment of the disclosure, the value of the adaptive range bits AR may be set to 1, and the coefficient a may have a coefficient value that is obtained by combining the value of the adaptive range bits AR corresponding to 1 and the maximum value of the basic range bits GA. - In the embodiment of the disclosure, the coefficient a of the Mura correction equation may be set as in the method described above with reference to
FIG. 9 and Table 1. - In the case where a value that exactly corresponds to the desired coefficient value REF does not exist among the representation ranges corresponding to the changes of the adaptive range bits AR, the coefficient a may have a coefficient value that is obtained by combining the value of the adaptive range bits AR corresponding to a representation range in which a most approximate value exists and the maximum value of the basic range bits GA.
- As described above, the
coefficient generator 142 first determines the coefficient values of the coefficients a, b and c of the Mura correction equation by using the basic range bits GA, GB and GC. In the case where an average pixel brightness value for each gray level of thedisplay panel 10 deviates from a value range by the Mura correction equation, the adaptive range bits AR of the coefficient a of the highest order are set such that the actually required coefficient value REF has a value most approximate to the average pixel brightness value. - When the coefficient values of the coefficients of the Mura correction equation for the Mura block are generated as described above, the
coefficient generator 142 stores the position value of the Mura block and the coefficient values of the coefficients of the Mura correction equation, in thememory 160, as the Mura correction data. The position value of the Mura block and the coefficient values of the coefficients of the Mura correction equation are stored in thememory 160 in the form of a lookup table. The position value of the Mura block is utilized as an index. The position value of the Mura block and the coefficient values of the coefficients of the Mura correction equation are joined with each other such that the coefficient values of the coefficients of the Mura correction equation may be read from the position value of the Mura block. - In the
Mura correction unit 130, as described above, theMura block detector 140 detects the Mura block and thereby generates the position value of the Mura block, and thecoefficient generator 142 generates the coefficient values of the coefficients of the Mura correction equation. - Thereafter, the
Mura block detector 140 may output the detection image V_DATA to theMura pixel detector 150 in a frame unit or a block unit. TheMura block detector 140 outputs the information of blocks for the detection image V_DATA of a general block and the Mura block (information including position information and the detection image V_DATA), to theMura pixel detector 150. - A Mura pixel means a pixel which has a defect, and indicates a dot-shaped Mura having a pixel size that occurs due to an error in a manufacturing process, or the like.
- The Mura pixel may be determined in a block unit of the detection image V_DATA. The Mura pixel may be detected based on the average pixel brightness value of the
display panel 10 and a brightness value of an adjacent pixel. - More specifically, in the case where a brightness value of a Mura pixel such as a white dot Mura, a black dot Mura, and a black and white dot Mura is equal to or greater than a reference value set based on an average pixel brightness value, a brightness value of an adjacent pixel or both the average pixel brightness value and the brightness value of an adjacent pixel, the corresponding pixel is detected as a Mura pixel.
- The brightness value of the pixel may be corrected by a correction method for one Mura pixel and a block-based correction method.
- First, the correction method for one Mura pixel will be described below with reference to
FIGS. 10 and 14 .FIG. 10 is a diagram illustrating a representation of an example of blocks for detection of a Mura pixel,FIG. 11 is a table illustrating a representation of an example of blocks ofFIG. 10 that are sorted in descending order of standard deviation values,FIG. 12 is a table illustrating a representation of an example of the selection of a block which deviates from a standard deviation,FIG. 13 is a table illustrating a representation of an example of the extraction of coordinate values of a Mura pixel of the block, andFIG. 14 is a diagram illustrating a representation of an example of brightness values of pixels of the block B4 illustrated inFIG. 13 and differences of the brightness values from a standard deviation. - In the
Mura correction unit 130 of theMura correction device 100, theMura block detector 140, theMura pixel detector 150 and thecoefficient generator 152 may be used in correction of one Mura pixel. - Referring to
FIG. 10 , the detection image V_DATA may be divided into blocks (e.g., blocks B1 to B4) which are arranged in the form of a matrix, and each of the blocks includes pixels which are arranged in the form of a matrix. - For instance, in the case where the position value of a left top pixel of the block B1 is (1, 1), the position value of the block B1 may be given as (1, 1). Accordingly, the position value of the block B2 may be given as (1, 3), the position value of the block B3 may be given as (3, 1), and the position value of the block B4 may be given as (3, 3).
- The
Mura block detector 140 detects a Mura block having a Mura pixel, among the blocks B1 to B4 each including a plurality of pixels, based on the average pixel brightness value of thedisplay panel 10. TheMura block detector 140 provides the position value of the detected Mura block. - The
Mura block detector 140 may detect a block which deviates from a preset standard deviation Stdev with respect to the average pixel brightness value of thedisplay panel 10, as a Mura block. - The standard deviations Stdev of the blocks of
FIG. 10 may be arranged in descending order of the standard deviations Stdev, as shown inFIG. 11 . A standard deviation Stdev for detecting a Mura block may be understood as an average value of the differences between the average pixel brightness value of thedisplay panel 10 and the brightness values of respective pixels. - Among the blocks illustrated in a 4*4 matrix structure in
FIG. 10 , the block B4 has brightness values of 12, 12, 11 and 1 for respective pixels. The pixels of the block B4 have relatively high brightness values when compared to the other blocks, and as a result, the standard deviation Stdev thereof may be calculated as 4.63. - In the case where the
Mura block detector 140 is set to determine a block which deviates from a standard deviation Stdev of 2, as a Mura block, the block B4 in the table ofFIG. 11 corresponds to a Mura block. - Therefore, the
Mura block detector 140 detects the block B4 as a Mura block as shown inFIG. 12 , by referring to the table ofFIG. 11 . InFIG. 12 , X and Y represent the position value of the block B4. - The
Mura block detector 140 may provide the position values (3, 3) of the block B4 detected as a Mura block. - When the
Mura pixel detector 150 receives the coordinate values of the block B4 detected as a Mura block by theMura block detector 140 as described above, theMura pixel detector 150 detects a Mura pixel in the block B4 being a Mura block, based on a preset reference value. Then, theMura pixel detector 150 provides a position value of the Mura pixel. - In the case of the block B4, it is illustrated that the standard deviation Stdev is 4.6. Thus, by searching for, in the block B4, a pixel whose brightness value deviates from the standard deviation Stdev of 4.6, the coordinates of the Mura pixel may be obtained as shown in
FIG. 13 . Referring toFIG. 13 , it may be seen that, in the block B4, a pixel which has a brightness value of 1 at a position value (4, 4) is extracted as the Mura pixel. -
FIG. 14 illustrates deviations of brightness values of respective pixels with respect to an average brightness value of 9 of the block B4. InFIG. 14 , it may be checked that the pixel having the position values (4, 4) in the block B4 has a deviation value of 8 much greater than the standard deviation Stdev of 4.6. - The
Mura pixel detector 150 may detect a Mura pixel by the above-described method, and may provide the position value of the Mura pixel. - The
coefficient generator 152 receives the position value of the Mura pixel. Thecoefficient generator 152 generates coefficient values of coefficients of a Mura pixel correction equation as a quadratic equation for correcting the brightness value of the Mura pixel for each gray level to the average pixel brightness value of thedisplay panel 10, and generates Mura pixel correction data including the position value of the Mura pixel and the coefficient values of the coefficients of the Mura pixel correction equation. - The Mura pixel correction equation may be expressed by the sum of a Mura correction value aX2+bX+c and a Mura measurement value X. X is a gray level value of a gray level, and a, b and c are coefficients.
- Since a method of obtaining the coefficient values of the coefficients of the Mura pixel correction equation in the
coefficient generator 152 is the same as that in thecoefficient generator 142 described above, repeated descriptions thereof will be omitted herein. - The
coefficient generator 142 may receive the position value of the detected Mura block to extract a Mura pixel. In this case, since the operation of thecoefficient generator 142 is the same as that described above with reference toFIGS. 6 to 9 , repeated descriptions thereof will be omitted herein. - Meanwhile, the
Mura correction unit 130 of theMura correction device 100 may control a process such that Mura correction data for the Mura block described above is generated first and, after the Mura correction data is generated, the Mura pixel correction data for the Mura pixel of the Mura block is generated. - On the other hand, a method of correcting, in a block basis, brightness values of pixels in a block will be described below with reference to
FIGS. 15 to 18 .FIG. 15 is a diagram illustrating a representation of an example of a block in which a Mura sub block has a smaller area than a normal sub block,FIG. 16 is a diagram illustrating a representation of an example of a block in which a normal sub block has a smaller area than a Mura sub block,FIG. 17 is a lookup table illustrating a representation of an example of Mura correction of non-correction sub blocks ofFIGS. 15 and 16 , andFIG. 18 is a lookup table illustrating a representation of an example of Mura pixel correction of pixels of correction sub blocks ofFIGS. 15 and 16 . - In the
Mura correction unit 130 of theMura correction device 100, theMura block detector 140, theMura pixel detector 150 and thecoefficient generator 152 may be used in correction of a brightness value of a pixel in a block, in a block basis. -
FIG. 15 illustrates a block B0 with a position value (188, 80), andFIG. 16 illustrates a block B9 with a position value (208, 108). - Whether the block B0 of
FIG. 15 corresponds to a Mura block may be determined by theMura block detector 140. - The block B0 includes pixels corresponding to Mura pixels in some region, based on the average pixel brightness value of the
display panel 10. - Therefore, the
Mura block detector 140 detects the block B0 as a Mura block. The block B0 is divided into a normal sub block BS01 of normal pixels having light Mura and a Mura sub block BS02 of Mura pixels having intensive Mura. - The
Mura block detector 140 selects the Mura sub block BS02 as a correction sub block because the Mura sub block BS02 has a smaller area than the normal sub block BS01 in the block B0, and provides a position value (190, 80) of the Mura sub block BS02 being a correction sub block. - Meanwhile, whether the block B9 of
FIG. 16 corresponds to a Mura block may also be determined by theMura block detector 140. - The block B9 also includes pixels corresponding to Mura pixels in some region, based on the average pixel brightness value of the
display panel 10. - Therefore, the
Mura block detector 140 detects the block B9 as a Mura block. The block B9 is divided into a Mura sub block BS91 of Mura pixels having intensive Mura and a normal sub block BS92 of normal pixels having light Mura. - The
Mura block detector 140 selects the normal sub block BS92 as a correction sub block because the normal sub block BS92 has a smaller area than the Mura sub block BS91 in the block B9, and provides a position value (208, 111) of the normal sub block BS92 being a correction sub block. - The reason why, as described above, in the embodiment of the disclosure, the
Mura block detector 140 selects a sub block having a small area as a correction sub block is to alleviate the burden of a memory by reducing the size of a lookup table as shown inFIG. 18 . - As, as described above, the
Mura block detector 140 provides the position value of a correction sub block corresponding to the case ofFIG. 15 orFIG. 16 , theMura pixel detector 150 receives the position value of the correction sub block and provides position values of pixels in the correction sub block. - The position values of the pixels in the correction sub block, provided from the
Mura pixel detector 150, may be referred to inFIG. 18 .FIG. 18 illustrates the position values of the pixels included in the Mura sub block BS02 ofFIG. 15 and the position values of the pixels included in the normal sub block BS92 ofFIG. 16 , as a lookup table. - Meanwhile, position values of the block B0 of
FIG. 15 and the block B9 ofFIG. 16 determined as Mura blocks may be stored in a lookup table for Mura blocks, as inFIG. 17 . - The lookup tables as shown in
FIGS. 17 and 18 may be stored in thememory 160 which is configured by a recording device such as a flash memory. - The
coefficient generator 152 receives the position values of the pixels in the correction sub block, from theMura pixel detector 150. Thecoefficient generator 152 generates coefficient values of coefficients of a Mura pixel correction equation as a quadratic equation for correcting a brightness value of each pixel for each gray level in the correction sub block, to the average pixel brightness value of thedisplay panel 10. Thecoefficient generator 152 may generate Mura pixel correction data including the position values of the pixels of the correction sub block and the coefficient values of the coefficients of the Mura pixel correction equation, as shown inFIG. 18 . - The Mura pixel correction equation may be expressed by the sum of a Mura correction value aX2+bX+c and a Mura measurement value X. X is a gray level value of a gray level, and a, b and c are coefficients. The coefficient values of these coefficients may be stored as correction parameters of
FIG. 18 . - Since a method of obtaining the coefficient values of the coefficients of the Mura pixel correction equation in the
coefficient generator 152 is the same as that in thecoefficient generator 142 described above, repeated descriptions thereof will be omitted herein. - Meanwhile, the
Mura block detector 140 may select a sub block having a larger area between a Mura sub block and a normal sub block divided as in each ofFIGS. 15 and 16 , as a non-correction sub block, and may further provide a position value of the non-correction sub block. - The
coefficient generator 142 receives the position value of the non-correction sub block from theMura block detector 140. Thecoefficient generator 142 generates coefficient values of coefficients of a Mura correction equation as a quadratic equation for correcting a measurement value of a non-correction sub block for each gray level of the non-correction sub block, to the average pixel brightness values of thedisplay panel 10. Thecoefficient generator 142 sets a highest-order coefficient among the coefficients of the Mura correction equation, to include adaptive range bits capable of changing a brightness representation range of the non-correction sub block such that the sum of a Mura measurement value of the non-correction sub block and a Mura correction value approximates to the average pixel brightness value. In the way described above, thecoefficient generator 142 may generate Mura correction data including the position value of the non-correction sub block and the coefficient values of the coefficients of the Mura correction equation, and may provide the Mura correction data to thememory 160 to store the Mura correction data as a lookup table as shown inFIG. 17 . - Since the operation of the
coefficient generator 142 described above is the same as that described above with reference toFIGS. 6 to 9 , repeated descriptions thereof will be omitted herein. - Meanwhile, the
Mura correction unit 130 of theMura correction device 100 may control a process such that the Mura correction data for the non-correction sub block is generated first and, after the Mura correction data is generated, the Mura pixel correction data for the pixels included in the correction sub block is generated. - By the above descriptions, the
memory 160 may store the Mura correction data including the position value of the Mura block and the coefficient values of the coefficients of the Mura correction equation provided from thecoefficient generator 142 and the Mura pixel correction data including the position value of the Mura pixel and the coefficient values of the coefficients of the Mura pixel correction equation provided from thecoefficient generator 152, as inFIGS. 17 and 18 . - If the Mura block detection by the
Mura block detector 140 and the Mura pixel detection by theMura pixel detector 150 are completed, theoutput circuit 170 receives, from thememory 160, the Mura correction data corresponding to the position value of the Mura block transferred from theMura block detector 140 and the Mura pixel correction data corresponding to the position value of the Mura pixel transferred from theMura pixel detector 150, and provides the Mura correction data and the Mura pixel correction data to thedriver 200. - The
driver 200 stores the Mura correction data and the Mura pixel correction data in a storage location such as a flash memory configured therein. - The
display panel 10 tested by the above-described method may be fabricated as a set with thedriver 200 which stores therein the Mura correction data and the Mura pixel correction data. Thedriver 200 may correct display data for the Mura block or the Mura pixel by using the Mura correction data and the Mura pixel correction data. - As a result, the
display panel 10 may display a screen with improved image quality by the correction of the display data. - More specifically, an embodiment of the
driver 200 will be described hereinbelow with reference toFIG. 19 . Hereunder, thedriver 200 may be understood as a Mura correction driver. - The
driver 200 is configured to include aMura memory 210, aMura correction unit 220, and a display brightness value (DBV)control unit 240. An embodiment of thedriver 200 is exemplified as being configured to include atiming controller 230 and asignal driving unit 250. According to the embodiment of the disclosure, theMura memory 210, theMura correction unit 220 and theDBV control unit 240 may be embodied in various applications for Mura correction of display data, and these applications may not include thetiming controller 230 and thesignal driving unit 250. - The
signal driving unit 250 may include adata latch 260, a digital-analog converter (DAC) 270, agamma circuit 280, and adriving circuit 290. - The
timing controller 230 receives display data of theMura correction unit 220 in which Mura correction of a Mura block and a Mura pixel is performed. Thetiming controller 230 is configured to provide the display data to the data latch 260 of thesignal driving unit 250 after the display data goes through an internal process such as protocol change of the display data for signal transmission. - The
signal driving unit 250 is configured to receive the display data and provide a source signal Sout corresponding to the display data to thedisplay panel 10 connected to thedriving circuit 290. - The data latch 260 may be configured to include a plurality of latch elements which latch display data corresponding to one line of the
display panel 10 to simultaneously process the display data. - The
gamma circuit 280 is configured to provide gamma voltages for respective gray levels to theDAC 270. - The
DAC 270 is configured to receive the display data of thedata latch 260, select a gamma voltage of a gray level corresponding to the display data among the gamma voltages of thegamma circuit 280, and output a selected driving voltage to thedriving circuit 290. - The driving
circuit 290 is an output buffer for driving the output of theDAC 270 and thereby outputting the source signal Sout. The source signal Sout of the drivingcircuit 290 is provided to thedisplay panel 10. - The embodiment of the
driver 200 according to the disclosure corrects a brightness value of a Mura block included in display data, by using a quadratic Mura correction equation, and to this end, includes theMura memory 210 and theMura correction unit 220. Thedriver 200 may correct a brightness value of a Mura pixel included in the display data, by using a quadratic Mura pixel correction equation, and thememory 210 and theMura correction unit 220 may also be used to correct the Mura pixel. - The
Mura memory 210 stores Mura correction data including a position value of the Mura block for thedisplay panel 10 and coefficient values for the Mura block, and Mura pixel correction data including a position value of the Mura pixel for thedisplay panel 10 and coefficient values for the Mura pixel. The Mura correction data C_DATA of theMura memory 210 may be understood to be provided from theMura correction device 100 described above, and may also be understood as the Mura pixel correction data. - The Mura block, the position value of the Mura block, the Mura pixel and the position value of the Mura pixel may be understood as described above with reference to
FIG. 5 . Further, the Mura correction equation, the coefficient values of the coefficients of the Mura correction equation, the Mura pixel correction equation, and the coefficient values of the coefficients of the Mura pixel correction equation may be understood as described above with reference toFIGS. 6 to 9 . - Among the coefficients of the Mura correction equation described above with reference to
FIG. 5 , the coefficient a having a highest order further includes adaptive range bits AR in comparison with the other coefficients, as described above. - The
driver 200 may perform Mura correction on the Mura block, by using the position value of the Mura block and the Mura correction data of theMura memory 210. Moreover, thedriver 200 may perform Mura correction on the Mura pixel, by using the position value of the Mura pixel and the Mura pixel correction data of theMura memory 210. - First, a configuration and operation of the
driver 200 for Mura correction on the Mura block will be described below. - The
Mura correction unit 220 receives the Mura correction data C_DATA of theMura memory 210 and display data D_DATA. It may be understood that the display data D_DATA is provided to thedriver 200 from an external data source, for the display of a screen. - The
Mura correction unit 220 sets display data (first display data) corresponding to the position value of the Mura block among the display data D_DATA, as a first input value X of the Mura correction equation. The Mura correction equation is one to which the coefficient values of the Mura correction data C_DATA for the Mura block are applied. The Mura correction equation may be understood as Y=aX2+bX+c+X as inEquation 1. - The
Mura correction unit 220 sets the coefficient a among the coefficients of the Mura correction equation to include the adaptive range bits AR and the basic range bits GA as inFIG. 7 , and sets the remaining coefficients b and c to include the basic range bits GB and GC as inFIG. 7 . The adaptive range bits AR may be set to have a value corresponding to a representation range having a value most approximate to the actually required coefficient value a by changing representation ranges of the basic range bits GA, GB and GC. - The
Mura correction unit 220 generates a solution of the Mura correction equation corresponding to the first input value X, as first correction display data for the first display data, and outputs display data including the position value of the Mura block and the first correction display data, to thetiming controller 230. - Meanwhile, the
Mura correction unit 220 is connected with theDBV control unit 240 for a DBV control function, as illustrated inFIG. 19 . - The
DBV control unit 240 receives a control signal DBV_C for DBV control, and provides a control value X0 corresponding to the control signal DBV_C to theMura correction unit 220. The control signal DBV_C is an electrical signal which is provided from outside thedriver 200 to eliminate an error likely to occur in the Mura correction, and may have a level whose value is changed within a predetermined range. The control value X0 may have a value corresponding to the level of the control signal DBV_C. The operation of theMura correction unit 220 corresponding to the control value X0 will be described below with reference toFIG. 20 . - The
Mura correction unit 220 may be configured as illustrated inFIG. 20 to perform Mura correction and DBV control on the Mura block. - Referring to
FIG. 20 , theMura correction unit 220 includes a Mura correctionequation setting circuit 310, an inputvalue adjustment circuit 320, and acorrection output circuit 330. - The Mura correction
equation setting circuit 310 receives the Mura correction data C_DATA, and sets the Mura correction equation for the first input value X by applying the coefficient values of the Mura block. The Mura correction equation may be understood as Y=aX2+bX+c+X as inEquation 1. - The input
value adjustment unit 320 sets a third input value X1 by calculating the first input value X and the control value X0 for DBV control, and changes the Mura correction equation to an equation for the third input value X1. That is to say, the third input value X1 may be understood as X1=X−X0, and the Mura correction equation is changed to an equation for the third input value X1 like Y=aX1 2+bX1+c+X1. - The calculation of the first input value X and the control value X0 may be selected as one of summing and multiplying the first input value X and the control value X0. In the embodiment of the disclosure, the calculation may be understood as summing the first input value X and the negative control value −X0.
- The
correction output circuit 330 may generate a solution of the Mura correction equation corresponding to the third input value set by substituting the first display data of the Mura block among the display data D_DATA for the first input value X, as first correction display data for the first display data, and outputs display data T_DATA including the position value of the Mura block and the first correction display data. - For instance, assuming that the value of the coefficient a is 0.1, the value of the coefficient b is 1 and the value of the coefficient c is 0, in the case where the first input value X is 100, the Mura correction value of the Mura correction equation 0.1(100)2+1(100)+0, that is, 1100.
- In the above case, in the case where the input value becomes dark by 5 in terms of DBV, the third input value X1 is calculated as X1=100−5=95, and the Mura correction value of the Mura correction equation becomes 0.1(95)2+1(95)+0, that is, 997.5.
- As described above, according to the embodiment of the disclosure, the Mura correction value of the Mura correction equation may be changed as depicted in
FIG. 21 , and accordingly, the brightness value Y by the Mura correction may be changed by an amount by which the input value becomes dark. - However, in the case where the general offset control is applied, only the value of c is changed in the Mura correction equation Y=aX1 2+bX1+c+X1. In this case, the Mura correction value of the Mura correction equation may be changed as depicted in
FIG. 22 . - In the case where the input value becomes dark by 5 in the offset control, the Mura correction value of the Mura correction equation becomes 0.1(100)2+1(100)+(0-5), that is, 1095. In other words, in the case of the general offset control, when considered in terms of brightness value Y by Mura correction, a change in the Mura correction value does not correspond to that the input value becomes dark.
- As can be seen from the comparison of
FIGS. 21 and 22 described above, the embodiment of the disclosure may accurately correct an error likely to occur in Mura correction by applying the quadratic Mura correction equation and the adaptive range to a coefficient, by DBV control. - The Mura correction on the Mura pixel by the
driver 200 may be performed in substantially the same method as the above-described Mura correction on the Mura block, except that the position value of the Mura pixel and the Mura pixel correction data of theMura memory 210 are used. - Namely, the
Mura correction unit 220 receives the Mura pixel correction data, sets display data (second display data) corresponding to the position value of the Mura pixel, as a second input value X of the quadratic Mura pixel correction equation to which coefficients for the Mura pixel are applied. The Mura pixel correction equation is one to which the coefficient values of the Mura pixel correction data for the Mura pixel are applied. The Mura pixel correction equation may be understood as Y=aX2+bX+c+X as inEquation 1. - The
Mura correction unit 220 generates a solution of the Mura pixel correction equation corresponding to the second input value, as second correction display data for the second display data, and outputs display data including the position value of the Mura pixel and the second correction display data, to thetiming controller 230. - In the embodiment of the disclosure, first Mura correction on the Mura pixel and second Mura correction on the Mura block may be performed sequentially.
- In this case, the
Mura correction unit 220 corrects the display data by the second correction display data for the second display data, by performing the first Mura correction on the Mura pixel, and then, performs the second Mura correction on the Mura block. - The
Mura correction unit 220 corrects the display data with the first correction display data for the first display data, by the second Mura correction, and outputs display data for which the first Mura correction and the second Mura correction are completed, to thetiming controller 230. - As is apparent from the above descriptions, according to the embodiments of the disclosure, by correcting a brightness value of a Mura block or a Mura pixel of a display panel through using a quadratic Mura correction equation, it is possible to drive the display panel to have high image quality.
- Also, according to the embodiments of the disclosure, a brightness value representation range of the Mura block may be changed by applying an adaptive range to a coefficient of the Mura correction equation, and as a result, the brightness value of the Mura block may be corrected beyond a representation range of basic range bits of coefficients, whereby the image quality of the display panel may be more effectively improved.
- Further, according to the embodiments of the disclosure, an error likely to occur in Mura correction may be effectively eliminated by DBV control.
- Moreover, according to the embodiments of the disclosure, by detecting an individual Mura pixel and generating Mura pixel correction data to be applied to a quadratic Mura pixel correction equation for correcting the brightness value of the Mura pixel, Mura correction on the Mura pixel may be implemented.
- In addition, according to the embodiments of the disclosure, by dividing pixels of a Mura block into a Mura sub block and a normal sub block, selecting one having a smaller area between the Mura sub block and the normal sub block, as a correction sub block, and correcting brightness values of pixels in the correction sub block, Mura correction on a Mura pixel may be implemented while alleviating the burden of a memory.
- While various embodiments have been described above, it will be understood to those skilled in the art that the embodiments described are by way of example only. Accordingly, the disclosure described herein should not be limited based on the described embodiments.
Claims (15)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020180169629A KR102575130B1 (en) | 2018-12-26 | 2018-12-26 | Dmura compensation driver |
KR10-2018-0169629 | 2018-12-26 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200211502A1 true US20200211502A1 (en) | 2020-07-02 |
US10839731B2 US10839731B2 (en) | 2020-11-17 |
Family
ID=71123047
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/723,713 Active US10839731B2 (en) | 2018-12-26 | 2019-12-20 | Mura correction system |
Country Status (4)
Country | Link |
---|---|
US (1) | US10839731B2 (en) |
KR (1) | KR102575130B1 (en) |
CN (1) | CN111383566B (en) |
TW (1) | TWI829836B (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20210248948A1 (en) * | 2020-02-10 | 2021-08-12 | Ebm Technologies Incorporated | Luminance Calibration System and Method of Mobile Device Display for Medical Images |
CN113593479A (en) * | 2021-09-27 | 2021-11-02 | 华兴源创(成都)科技有限公司 | Sub-pixel level mura compensation method for display panel |
US20210366391A1 (en) * | 2020-05-22 | 2021-11-25 | Huayuan Semiconductor (Shenzhen) Limited Company | Display device with feedback via serial connections between distributed driver circuits |
US20220036857A1 (en) * | 2020-07-28 | 2022-02-03 | Samsung Electronics Co., Ltd. | Method of luminance compensation, luminance compensation system and display system |
CN114112323A (en) * | 2021-11-08 | 2022-03-01 | 云谷(固安)科技有限公司 | Detection method and detection device for display uniformity of display panel |
CN114765015A (en) * | 2021-01-13 | 2022-07-19 | 敦泰电子股份有限公司 | Display driving circuit system |
CN114863886A (en) * | 2022-07-05 | 2022-08-05 | 惠科股份有限公司 | Display panel brightness correction method and device and display equipment |
DE102021205703A1 (en) | 2021-06-07 | 2022-12-08 | TechnoTeam Holding GmbH | Method and device for photometric measurement of an electronic display and method for controlling an electronic display |
US20230351982A1 (en) * | 2022-04-28 | 2023-11-02 | Pixelworks Semiconductor Technology (Shanghai) Co., Ltd. | Methods and systems for calibrating and controlling a display device |
CN117557449A (en) * | 2024-01-12 | 2024-02-13 | 昇显微电子(苏州)股份有限公司 | Method for adaptively extracting pixel position and data from demura equipment |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI759669B (en) * | 2019-12-23 | 2022-04-01 | 中強光電股份有限公司 | Method and system for inspecting display image |
EP4272202A1 (en) * | 2020-12-29 | 2023-11-08 | Qualcomm Incorporated | Methods and apparatus for adaptive subsampling for demura corrections |
KR20220100759A (en) | 2021-01-08 | 2022-07-18 | 삼성디스플레이 주식회사 | Tiled display device having a plurality of display panels |
CN114495803A (en) * | 2022-03-31 | 2022-05-13 | 武汉精立电子技术有限公司 | Mura repairing method of display panel |
CN114913825B (en) * | 2022-05-16 | 2023-08-11 | 惠科股份有限公司 | Compensation method and device for panel abnormal display points and computer readable medium |
KR20240040964A (en) * | 2022-09-22 | 2024-03-29 | 주식회사 엘엑스세미콘 | Apparatus for Compensating Mura And Display Driving Apparatus |
CN115797342B (en) * | 2023-02-06 | 2023-04-21 | 深圳市鑫旭飞科技有限公司 | Industrial control capacitive touch LCD display assembly defect detection method |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101374989B1 (en) | 2006-12-27 | 2014-03-17 | 엘지디스플레이 주식회사 | Mura detecting device and method driving of the same |
TWI375198B (en) * | 2007-05-17 | 2012-10-21 | Tpo Displays Corp | A system for displaying images |
US8624805B2 (en) * | 2008-02-25 | 2014-01-07 | Siliconfile Technologies Inc. | Correction of TFT non-uniformity in AMOLED display |
US8665295B2 (en) | 2008-11-20 | 2014-03-04 | Global Oled Technology Llc | Electroluminescent display initial-nonuniformity-compensated drve signal |
KR101470019B1 (en) * | 2008-12-26 | 2014-12-05 | 엘지이노텍 주식회사 | Method for detecting and correcting bad pixels in image sensor |
CN101510393B (en) * | 2009-03-16 | 2011-06-22 | 深圳市元亨光电股份有限公司 | Method for correcting chrominance LED whole colorful display screen based on space vector |
CN102426816B (en) * | 2011-11-19 | 2014-04-02 | 昆山工研院新型平板显示技术中心有限公司 | Method for repairing bad display of active-matrix organic light-emitting display |
CN104160439B (en) * | 2012-03-01 | 2017-03-01 | 日本麦可罗尼克斯股份有限公司 | The uneven detection method of display of display device and its device |
KR101958634B1 (en) | 2012-12-13 | 2019-03-15 | 엘지디스플레이 주식회사 | Apparatus and Method for Mura Defect Detection of Display Device |
KR102090706B1 (en) | 2012-12-28 | 2020-03-19 | 삼성디스플레이 주식회사 | Display device, Optical compensation system and Optical compensation method thereof |
KR102151262B1 (en) * | 2013-09-11 | 2020-09-03 | 삼성디스플레이 주식회사 | Method of driving a display panel, display apparatus performing the same, method of calculating a correction value applied to the same and method of correcting gray data |
KR102119091B1 (en) * | 2013-12-30 | 2020-06-04 | 엘지디스플레이 주식회사 | Display device and driving method thereof |
KR102130144B1 (en) | 2013-12-31 | 2020-07-03 | 엘지디스플레이 주식회사 | Mura compensation method and display device using the same |
KR102169720B1 (en) * | 2014-04-02 | 2020-10-26 | 삼성디스플레이 주식회사 | Display panel, stain compensation system for the same and stain compensation method for the same |
JP2016050982A (en) * | 2014-08-29 | 2016-04-11 | サイバネットシステム株式会社 | Luminance correction device and system including the same, and luminance correction method |
TWI540566B (en) * | 2014-12-09 | 2016-07-01 | 緯創資通股份有限公司 | Display and method and system for compensating brightness or color of display |
KR102281099B1 (en) * | 2014-12-10 | 2021-07-26 | 삼성디스플레이 주식회사 | Display apparatus, method of driving the same and vision inspection apparatus for the same |
CN104409066B (en) * | 2014-12-10 | 2017-04-19 | 深圳市华星光电技术有限公司 | Method for acquiring gray-scale compensation value of pixel |
CN107408367B (en) * | 2015-03-20 | 2020-08-07 | 华为技术有限公司 | Method, device and system for correcting unevenness of display screen |
CN108040210B (en) * | 2015-06-30 | 2020-03-10 | Oppo广东移动通信有限公司 | Local distortion correction method, mobile terminal and related medium product |
KR102315266B1 (en) * | 2015-06-30 | 2021-10-19 | 엘지디스플레이 주식회사 | System and method of compesating brightness, display device having thereof |
KR102597221B1 (en) | 2015-12-31 | 2023-11-02 | 엘지디스플레이 주식회사 | Organic light emitting display device and method0 for compensating brightness defect applied therefor |
CN105590604B (en) * | 2016-03-09 | 2018-03-30 | 深圳市华星光电技术有限公司 | Mura phenomenon compensation methodes |
KR101747405B1 (en) | 2017-01-06 | 2017-06-15 | 주식회사 브이오 | De-Mura Amendment Method of Display Panel |
KR102552012B1 (en) * | 2018-12-26 | 2023-07-05 | 주식회사 엘엑스세미콘 | Mura compensation system |
-
2018
- 2018-12-26 KR KR1020180169629A patent/KR102575130B1/en active IP Right Grant
-
2019
- 2019-12-20 US US16/723,713 patent/US10839731B2/en active Active
- 2019-12-23 TW TW108147245A patent/TWI829836B/en active
- 2019-12-23 CN CN201911336522.8A patent/CN111383566B/en active Active
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11580893B2 (en) * | 2020-02-10 | 2023-02-14 | Ebm Technologies Incorporated | Luminance calibration system and method of mobile device display for medical images |
US20210248948A1 (en) * | 2020-02-10 | 2021-08-12 | Ebm Technologies Incorporated | Luminance Calibration System and Method of Mobile Device Display for Medical Images |
US11276345B2 (en) | 2020-05-22 | 2022-03-15 | Huayuan Semiconductor (Shenzhen) Limited Company | Display device with feedback via parallel connections from distributed driver circuits to a single wire interface |
US20210366391A1 (en) * | 2020-05-22 | 2021-11-25 | Huayuan Semiconductor (Shenzhen) Limited Company | Display device with feedback via serial connections between distributed driver circuits |
US11211001B2 (en) * | 2020-05-22 | 2021-12-28 | Huayuan Semiconductor (Shenzhen) Limited Company | Display device with feedback via serial connections between distributed driver circuits |
US11250771B2 (en) | 2020-05-22 | 2022-02-15 | Huayuan Semiconductor (Shenzhen) Limited Company | Display device with distributed arrays of driver circuits and sensors |
US20220036857A1 (en) * | 2020-07-28 | 2022-02-03 | Samsung Electronics Co., Ltd. | Method of luminance compensation, luminance compensation system and display system |
US11670258B2 (en) * | 2020-07-28 | 2023-06-06 | Samsung Electronics Co., Ltd. | Method of luminance compensation, luminance compensation system and display system |
CN114765015A (en) * | 2021-01-13 | 2022-07-19 | 敦泰电子股份有限公司 | Display driving circuit system |
DE102021205703A1 (en) | 2021-06-07 | 2022-12-08 | TechnoTeam Holding GmbH | Method and device for photometric measurement of an electronic display and method for controlling an electronic display |
EP4102492A1 (en) | 2021-06-07 | 2022-12-14 | TechnoTeam Holding GmbH | Method and device for optically measuring an electronic display and method for driving an electronic display |
CN113593479A (en) * | 2021-09-27 | 2021-11-02 | 华兴源创(成都)科技有限公司 | Sub-pixel level mura compensation method for display panel |
CN114112323A (en) * | 2021-11-08 | 2022-03-01 | 云谷(固安)科技有限公司 | Detection method and detection device for display uniformity of display panel |
US20230351982A1 (en) * | 2022-04-28 | 2023-11-02 | Pixelworks Semiconductor Technology (Shanghai) Co., Ltd. | Methods and systems for calibrating and controlling a display device |
US11810531B1 (en) * | 2022-04-28 | 2023-11-07 | Pixelworks Semiconductor Technology (Shanghai) Co., Ltd. | Methods and systems for calibrating and controlling a display device |
CN114863886A (en) * | 2022-07-05 | 2022-08-05 | 惠科股份有限公司 | Display panel brightness correction method and device and display equipment |
CN117557449A (en) * | 2024-01-12 | 2024-02-13 | 昇显微电子(苏州)股份有限公司 | Method for adaptively extracting pixel position and data from demura equipment |
Also Published As
Publication number | Publication date |
---|---|
KR102575130B1 (en) | 2023-09-05 |
TWI829836B (en) | 2024-01-21 |
KR20200079923A (en) | 2020-07-06 |
US10839731B2 (en) | 2020-11-17 |
CN111383566B (en) | 2024-06-07 |
JP2020106837A (en) | 2020-07-09 |
CN111383566A (en) | 2020-07-07 |
TW202025131A (en) | 2020-07-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10839731B2 (en) | Mura correction system | |
US10964241B2 (en) | Mura correction system | |
US11114017B2 (en) | Mura correction driver | |
US7129456B2 (en) | Method and apparatus for calculating image correction data and projection system | |
US9743073B2 (en) | Image processing device with image compensation function and image processing method thereof | |
US20010035850A1 (en) | Image reproducing method, image display apparatus and picture signal compensation device | |
CN109523955A (en) | Pixel compensation method and device, storage medium, display screen | |
KR102590142B1 (en) | Display apparatus and control method thereof | |
CN114093292A (en) | Brightness parameter correction method, device and equipment and brightness compensation system | |
US9024937B2 (en) | Calibration method for image processing device, calibration device, image processing device, and display module | |
US20240062696A1 (en) | Demura method for display panel | |
JP7525997B2 (en) | Unevenness correction system | |
US8274526B2 (en) | Method, apparatus and system for visual gamma correction of displays | |
US20140327695A1 (en) | Image processing apparatus and control method therefor | |
US20140049567A1 (en) | Method, device and liquid crystal display for reduecing crosstalk of shutter-type 3d liquid crystal displays | |
KR100581866B1 (en) | Method and apparatus for white balance adjustment, and display panel comprising the same | |
JPH06334897A (en) | Picture signal processing circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SILICON WORKS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, KI TAEK;PARK, JUN YOUNG;JANG, DOO HWA;AND OTHERS;REEL/FRAME:051349/0247 Effective date: 20191203 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT RECEIVED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |