US20200203227A1 - Dicing A Wafer - Google Patents
Dicing A Wafer Download PDFInfo
- Publication number
- US20200203227A1 US20200203227A1 US16/808,922 US202016808922A US2020203227A1 US 20200203227 A1 US20200203227 A1 US 20200203227A1 US 202016808922 A US202016808922 A US 202016808922A US 2020203227 A1 US2020203227 A1 US 2020203227A1
- Authority
- US
- United States
- Prior art keywords
- wafer
- dicing tape
- perforations
- dicing
- dies
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 claims abstract description 75
- 230000008569 process Effects 0.000 claims description 19
- 238000004806 packaging method and process Methods 0.000 claims description 7
- 229910052710 silicon Inorganic materials 0.000 claims description 6
- 239000010703 silicon Substances 0.000 claims description 6
- 239000013013 elastic material Substances 0.000 claims description 5
- 235000012431 wafers Nutrition 0.000 description 117
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 239000000463 material Substances 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 4
- 230000009471 action Effects 0.000 description 3
- 239000000758 substrate Substances 0.000 description 3
- 239000002184 metal Substances 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 239000004698 Polyethylene Substances 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000000977 initiatory effect Effects 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000003698 laser cutting Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 230000000704 physical effect Effects 0.000 description 1
- -1 polyethylene Polymers 0.000 description 1
- 229920000573 polyethylene Polymers 0.000 description 1
- 229920000098 polyolefin Polymers 0.000 description 1
- 239000004800 polyvinyl chloride Substances 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67092—Apparatus for mechanical treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/268—Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation
- H01L21/2686—Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation using incoherent radiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67132—Apparatus for placing on an insulating substrate, e.g. tape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/687—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
- H01L21/68714—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
- H01L21/68735—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by edge profile or support profile
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/687—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
- H01L21/68714—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
- H01L21/68785—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by the mechanical construction of the susceptor, stage or support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
- H01L2221/68336—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding involving stretching of the auxiliary support post dicing
Definitions
- This disclosure relates to semiconductors, and more particularly, to dicing a wafer.
- a wafer also called a slice or substrate, refers to a thin slice of semiconductor material, such as silicon, used in electronics for the fabrication of integrated circuit (IC) chips and in photovoltaics for wafer-based solar cells.
- the wafer serves as the substrate for microelectronic devices built in and over the wafer and undergoes microfabrication process stages such as doping or ion implantation, etching, deposition of various materials and photolithographic patterning.
- Wafer dicing is the process by which die are separated from a wafer of semiconductor following the processing of the wafer.
- the dicing process can involve scribing and breaking, mechanical sawing (normally with a machine called a dicing saw) or laser cutting. Methods for dicing are automated to ensure precision and accuracy. Following the dicing process the individual silicon chips are encapsulated into chip carriers which are then suitable for use in building electronic devices such as computers, etc.
- a dicing tape which has a sticky backing that holds the wafer on a thin sheet metal frame, which is sometimes referred to as a flex frame.
- Dicing tape has different properties depending on the dicing application. Once a wafer has been diced, the pieces left on the dicing tape are referred to as die, dice or dies. Each will be packaged in a suitable package or placed directly on a printed circuit board substrate as a “bare die”. Once a wafer has been diced, the die will stay on the dicing tape until they are extracted by die-handling equipment, such as a die bonder or die sorter, further in the electronics assembly process.
- die-handling equipment such as a die bonder or die sorter
- One example relates to a method for dicing a wafer that includes adhering a wafer to a top surface of a dicing tape.
- the method also includes scribing perforations in the wafer.
- the wafer has a monocrystailine structure and the perforations have a polycrystalline structure.
- the method also includes applying a downward force on a periphery of the dicing tape. The downward force causes a bottom surface of the dicing tape to deform around a contour of a dome-shaped chuck, breaking the perforations in the wafer.
- the method include adhering a wafer to dicing tape.
- the wafer includes a given die forming a discrete circuit and a plurality of perforations, wherein the given the is circumscribed by a set of the plurality of perforations of the wafer.
- the method also includes moving the dicing tape attached to a flex frame from a first position to a second position, wherein the dicing tape has a flat surface in the first position.
- the method further includes deforming the dicing tape along a contour of a dome-shaped region of a dome-shaped chuck in the second position.
- the dome-shaped chuck induces forces transverse to the flat surface of the dicing tape in the first position that cause the plurality of perforations in the wafer to break.
- the method yet further includes packaging the given die of the plurality of dies in an IC chip.
- Yet another example relates to a method for forming a plurality of integrated circuit (IC) chips.
- the method includes adhering the wafer that includes perforations between dies of the wafer to a dicing tape.
- a flex frame is attached to the dicing tape.
- the method also includes moving the dicing tape from a first position to a second position, wherein the dicing tape has a flat surface in the first position.
- the method further includes deforming the dicing tape along a contour of a dome-shaped region of a dome-shaped chuck in the second position. In the second position, the dome-shaped chuck induces forces transverse to the flat surface of the dicing tape in the first position that cause the perforations in the wafer to break.
- the method also include packaging the dies of the wafer in integrated circuit (IC) chips.
- FIG. 1 illustrates a diagram of a system in a first stage of a dicing technique on a wafer.
- FIG. 2 illustrates a diagram of the system of FIG. 1 in a second stage of the dicing technique on a wafer.
- FIG. 3 illustrates a diagram of the system of FIG. 1 in a third stage of the dicing technique on a wafer.
- FIG. 4 illustrates a diagram of a system for laser processing a wafer.
- FIG. 5 illustrates another example of a system for implementing a dicing technique on a wafer.
- FIG. 6 illustrates a method for dicing a wafer.
- a wafer e.g., a silicon wafer
- the wafer has perforations that divide dies of the wafer. In at least one example, the perforations are formed with a lasing process.
- Each die is implemented as a discrete circuit that is employable in an integrated circuit (IC) chip or other electronic device, such as a photovoltaic cell.
- IC integrated circuit
- the wafer is adhered to sticky backing of a dicing tape formed of an elastic material, and the dicing tape is affixed to a flex frame that is movable in a vertical direction. Moreover, the flex frame moves the dicing tape from a first position to a second position.
- the dicing tape In the first position, the dicing tape has a flat (e.g., within a tolerance of about 1 millimeter) top and bottom surfaces. Similarly, the wafer initially has a flat surface (e.g., within a tolerance of about 1 millimeter) that overlays the top (flat) surface of the dicing tape.
- the flex frame applies a downward force to move the dicing tape to the second position and toward a domed region of a dome-shaped chuck. Continued application of the downward force deforms the dicing tape over a contour of the dome-shaped chuck. Accordingly, the dome-shaped chuck induces forces that are transverse to the flat surface of dicing tape, causing the perforations in the wafer to crack.
- the dome-shaped chuck induces non-uniform lateral forces across a thickness of the wafer that causes the dies of the wafer to separate along the perforations.
- Dicing techniques that rely solely on an application of lateral forces, namely forces lateral to the flat surface of the dicing tape often fail to separate every die of a wafer.
- the forces transverse to the flat surface of the dicing tape and the wafer in the first position reduce the number of instances where the perforations fail to break.
- FIG. 1 illustrates a diagram of an example system 100 for dicing (wafer dicing) a wafer 102 of semiconductor material that forms a plurality of discrete functional circuits.
- FIG. 1 illustrates a first stage 103 of the stealth dicing process.
- the wafer 102 has undergone a microfabrication process to form the plurality of functional circuits. Each such discrete circuit is formed on a region of the wafer 102 referred to as a die 104 .
- the wafer 102 can be a silicon wafer with a flat surface (within a tolerance of about 1 millimeter).
- the dicing process is a stealth dicing process.
- the term “stealth dicing” refers to a wafer dicing technique in which dies 104 of the wafer 102 are scribed with a laser dicing process. In the illustrated example, there are seven (7) dies 104 illustrated for the wafer 102 , but in other examples, more dies 104 (e.g., hundreds or thousands) of dies 104 can be included on a single wafer.
- the wafer 102 has a monocrystailine structure. Moreover, by employing stealth dicing techniques (laser processing techniques) perforations 108 formed of polycrystalline structures are scribed into the wafer 102 . The perforations 108 define boundaries of the dies 104 .
- the wafer 102 is adhered to a sticky surface of a dicing tape 110 .
- the dicing tape 110 is a backing tape formed from elastic material used during dicing of the wafer 102 .
- the dicing tape 110 holds the dies 104 together during the stealth dicing process.
- the dicing tape 110 is affixed to a flex frame 112 , which is it as a thin metal frame circumscribing the dicing tape 110 in at least one example.
- the dicing tape 110 is formed of an elastic material, such as polyvinyl chloride (PVC), polyolefin or polyethylene backing material with an adhesive to hold the dies 104 in place.
- PVC polyvinyl chloride
- the dicing tape 110 includes a release liner covering the a top surface (a sticky surface) of the dicing tape, and the release liner is removed prior to mounting the wafer 102 on the dicing tape 110 .
- the dicing tape 110 has a thicknesses, from 75 to 150 micrometers.
- a top side of the dicing tape 110 forms a flat surface (e.g., within a tolerance of about 1 millimeter). Additionally, a bottom side of the dicing tape 110 is also flat, and the bottom side opposes the top side of the dicing tape 110 .
- the flex frame 112 applies a downward force at a periphery of the dicing tape 110 in a direction indicated by the arrows 114 .
- Application of the downward force 114 moves the dicing tape 110 and the wafer 102 mounted thereon toward a dome-shaped chuck 116 .
- the dome-shaped chuck 116 has a cylindrical shape with a dome region having a curved surface that faces the bottom surface of the dicing tape 110 .
- the dome-shaped chuck 116 has a diameter 118 that is greater than a largest diameter (e.g., diameter or width) of the wafer 102 and less than an inner diameter 120 of the flex frame 112 , measured from edges of the flex frame 112 proximal to the wafer 102 . That is, the dome-shaped chuck 116 is sized to extend beyond the edges of the wafer 102 and be positioned within inner edges of the flex frame 112 .
- a largest diameter e.g., diameter or width
- the system 100 transitions from the first stage 103 illustrated in FIG. 1 to a second stage 200 illustrated in FIG. 2 .
- the same reference numbers are employed in FIGS. 1 and 2 to denote the same structure.
- the downward force 114 causes the dicing tape 110 to deform to the contour of the leading surface of the dome-shaped chuck 116 , namely the dome region of the dome-shaped chuck 116 . Additionally, application of the downward force 114 causes the dome-shaped chuck 116 to induce transverse forces indicated by arrows 202 .
- the transverse forces 202 are forces that are transverse to the fiat surfaces of the dicing tape 110 (the top and bottom surfaces of the dicing tape 110 ) and to the flat surface of the wafer 102 in the first stage 103 illustrated in FIG. 1 .
- the transverse forces 202 cause the perforations 108 to break (crack and separate), thereby separating the die 104 from each other.
- the transverse forces 202 results in more lateral force to a top region of the dies 104 than to a bottom region. That is, the transverse forces 202 induce non-uniform lateral forces across a thickness of the wafer 102 . Accordingly, the perforations 106 of the wafer 102 are broken apart (split apart), thereby separating the die 104 from each other. Upon separating the die 104 of the wafer 102 , the flex frame 112 restores the dicing tape 110 to the first position.
- FIG. 3 illustrates a third stage 300 for of the system 100 .
- the same reference numbers are employed in FIGS. 1-3 to denote the same structure.
- the dicing tape 110 returns to a flat (e.g., within a tolerance of about 1 millimeter) surface.
- the dicing tape 110 sags after expansion.
- the flatness of the dicing tape 110 varies based on physical properties of the dicing tape 110 and on an amount of force applied on the dicing tape 110 during the transition from the first stage 100 to the second stage 200 .
- individual dies 104 are removable from the dicing tape 110 for further processing, such as but not limited to packaging in an IC chip enclosure.
- the dicing techniques illustrated in FIGS. 1-3 elevates the probability that each die 104 separates with application of the downward force 114 .
- application of the transverse forces 202 reduces the die un-separation rate from about 500 defect parts per million (DPPM) to less than about five (5) DPPM.
- FIG. 4 illustrates a system 400 for laser processing in a stealth dicing process of a wafer 402 , such as the wafer 102 of FIGS. 1-3 . That is, in at least one example, the laser processing executed by the system 400 is executed prior to the execution of the first stage 103 of the system 100 of FIG. 1 .
- the stealth dicing techniques can be applied to the wafer 402 after the wafer 402 has undergone back grind processing to reduce a thickness of the wafer 402 . In such a situation, the wafer 402 may still be adhered to a backgrind tape.
- the wafer 402 is illustrated as a rectangular prism. However, in other examples, other shapes are employable, including shapes such as polyhedrons, ovals and circles. Additionally, it is presumed that the wafer 402 is a silicon wafer with a monocrystalline structure.
- the system 400 includes a laser 404 that provides a light beam 406 to a collimating lens 408 .
- the light beam 406 has a wavelength of about 1064 nanometers (nm).
- the collimating lens 408 focuses the light beam 406 to form a focused beam 410 that is scribed to an interior region of the wafer 402 . Stated differently, the focused beam 410 is focused on a region between a top and bottom surface of the wafer 402 .
- the laser 404 and the collimating lens 408 are moveable in two-dimensions (2D) with respect to the surface of the wafer 402 . That is, the laser 404 and the collimating lens 408 are moveable in horizontal and vertical axes of the wafer 402 .
- the laser 404 moves in a direction indicated by an arrow 412 .
- Application of the focused beam 410 forms mechanical damage via a heat-melt melt cycle to change the state from the monocrystalline structure of the wafer 402 to a perforation 416 with a polycrystalline structure.
- the perforation 416 is referred to as a stealth dicing (SD) layer, In at least one example, the perforation 416 is representative of one of the perforations 108 illustrated in FIGS. 1-2 .
- the perforation 416 operates as a crack initiation region of the wafer 402 .
- die formed in the wafer 402 can be separated by employing the stealth dicing techniques illustrated in FIGS. 1-3 .
- the perforation 416 can have a width of about 2 micrometers ( ⁇ m) to about 5 ⁇ m.
- FIG. 5 illustrates an example of a perspective view of a system 500 for implementing stealth dicing.
- the system 500 is representative of the system 100 illustrated in FIGS. 1-3 .
- the system 500 includes a wafer 502 that is adhered to a sticky surface of a dicing tape 504 , namely a top surface of the dicing tape 504 .
- the wafer 502 is employed to implement the wafer 102 of FIGS. 1-2
- the dicing tape 504 is employed to implement the dicing tape 110 of FIGS. 1-3 .
- the dicing tape 504 is attached to a flex frame 506 .
- the flex frame 506 is employed to implement the flex frame 112 of FIGS. 1-3 .
- the wafer 502 has undergone laser processing, such as the laser processing illustrated in FIG. 4 . Accordingly, the wafer 502 includes perforations between dies of the wafer 502 .
- the flex frame 506 and the dicing tape 504 overlay a dome-shaped chuck 510 .
- the dome-shaped chuck 510 is employed to implement the dome-shaped chuck 116 illustrated in FIGS. 1-3 , Accordingly, dome-shaped chuck 510 has a cylindrical base with a dome-shaped region.
- the dome-shaped chuck 510 has a diameter 512 that is greater than a largest dimension 514 of the wafer 502 (e.g., the diameter of the wafer 502 ) and less than an inner diameter 516 of the flex frame 506 .
- the top surface and a bottom surface of the dicing tape 504 are flat (e.g., within a tolerance of about 1 mm), and the bottom surface overlies the dome-shaped chuck 510 .
- the wafer 502 also has a flat surface (e.g., within a tolerance of about 1 millimeter), and the flat surface of the wafer 502 is adhered to the top surface of the dicing tape 504 .
- the flex frame 506 is moveable in the direction indicated by a down arrow 518 and an up arrow 520 .
- a downward force is applied on a periphery of the dicing tape 504 that causes the bottom surface of the dicing tape 504 to contact the dome region of the dome-shaped chuck 510 , which causes the dicing tape 504 to deform to the contour of the dome region of the dome-shaped chuck 510 .
- the dome-shaped chuck 510 induces forces transverse to the top and bottom surfaces (referred to as transverse forces) of the dicing tape 504 and to the flat surface of the wafer 502 , which causes perforations in the wafer 502 to break (crack), allowing die of the wafer 502 to separate. That is, the transverse forces induce non-uniform lateral forces across a thickness of the wafer 502 which cause the die of the wafer 502 to separate for subsequent processing such as packaging to form IC chips.
- FIG. 6 illustrates a method 600 for stealth dicing a wafer (e.g., a silicon wafer) for a monocrystalline structure
- the method 600 could be implemented, for example, by the system 100 of FIGS. 1-3 and/or the system 400 of FIG. 4 .
- the wafer is adhered to a backgrind tape formed of an elastic material.
- the wafer can be adhered to the backgrind tape on a first side of the wafer, which may be referred to as a circuit side of the wafer.
- a backgrind process is applied to a second side of the wafer, wherein the second side opposes the circuit side (first side) of the wafer and can be referred to as a backside of the wafer.
- the backgrind process reduces a thickness of the wafer to allow for stacking and/or high-density packaging.
- a lasing process is applied to the wafer to scribe perforations formed of a poly-crystalline structure.
- the scribing of the lasing process is executed with a laser that lases the wafer in two dimensions (two horizontal axes of the wafer).
- the backside of the wafer (the second side) is adhered to a dicing tape.
- the backgrind tape is removed from the circuit side (the first side) of the wafer.
- a flex frame attached to the dicing tape applies a downward force on a periphery of the dicing tape against a dome-shaped chuck, The downward force moves the dicing tape from a first position to a second position.
- a top surface and a bottom surface of the dicing tape are flat (e.g., within a tolerance of about 1 millimeter), and the wafer is adhered to the top surface of the dicing tape.
- the dicing tape is deformed around a contour of the dome-shaped chuck that underlies the bottom surface of the dicing tape.
- the dome-shaped chuck induces forces transverse to the flat surface of the dicing tape and the wafer in the firs position, breaking the perforations in the wafer. Breaking the perforations causes the dies in the wafer to separate. At 680 , the separated dies (or some subset thereof) are packaged in IC chips.
- the actions of the method 600 could occur in a different order.
- the backgrind tape is removed (in action 650 ) prior to adhering the wafer to the dicing tape (in action 640 ).
Abstract
Description
- This disclosure relates to semiconductors, and more particularly, to dicing a wafer.
- A wafer, also called a slice or substrate, refers to a thin slice of semiconductor material, such as silicon, used in electronics for the fabrication of integrated circuit (IC) chips and in photovoltaics for wafer-based solar cells. The wafer serves as the substrate for microelectronic devices built in and over the wafer and undergoes microfabrication process stages such as doping or ion implantation, etching, deposition of various materials and photolithographic patterning.
- Wafer dicing (or simply dicing) is the process by which die are separated from a wafer of semiconductor following the processing of the wafer. The dicing process can involve scribing and breaking, mechanical sawing (normally with a machine called a dicing saw) or laser cutting. Methods for dicing are automated to ensure precision and accuracy. Following the dicing process the individual silicon chips are encapsulated into chip carriers which are then suitable for use in building electronic devices such as computers, etc.
- During dicing, wafers are adhered to a dicing tape which has a sticky backing that holds the wafer on a thin sheet metal frame, which is sometimes referred to as a flex frame. Dicing tape has different properties depending on the dicing application. Once a wafer has been diced, the pieces left on the dicing tape are referred to as die, dice or dies. Each will be packaged in a suitable package or placed directly on a printed circuit board substrate as a “bare die”. Once a wafer has been diced, the die will stay on the dicing tape until they are extracted by die-handling equipment, such as a die bonder or die sorter, further in the electronics assembly process.
- One example relates to a method for dicing a wafer that includes adhering a wafer to a top surface of a dicing tape. The method also includes scribing perforations in the wafer. The wafer has a monocrystailine structure and the perforations have a polycrystalline structure. The method also includes applying a downward force on a periphery of the dicing tape. The downward force causes a bottom surface of the dicing tape to deform around a contour of a dome-shaped chuck, breaking the perforations in the wafer.
- Another example relates to a method for forming an IC chip. The method include adhering a wafer to dicing tape. The wafer includes a given die forming a discrete circuit and a plurality of perforations, wherein the given the is circumscribed by a set of the plurality of perforations of the wafer. The method also includes moving the dicing tape attached to a flex frame from a first position to a second position, wherein the dicing tape has a flat surface in the first position. The method further includes deforming the dicing tape along a contour of a dome-shaped region of a dome-shaped chuck in the second position. In the second position, the dome-shaped chuck induces forces transverse to the flat surface of the dicing tape in the first position that cause the plurality of perforations in the wafer to break. The method yet further includes packaging the given die of the plurality of dies in an IC chip.
- Yet another example relates to a method for forming a plurality of integrated circuit (IC) chips. The method includes adhering the wafer that includes perforations between dies of the wafer to a dicing tape. A flex frame is attached to the dicing tape. The method also includes moving the dicing tape from a first position to a second position, wherein the dicing tape has a flat surface in the first position. The method further includes deforming the dicing tape along a contour of a dome-shaped region of a dome-shaped chuck in the second position. In the second position, the dome-shaped chuck induces forces transverse to the flat surface of the dicing tape in the first position that cause the perforations in the wafer to break. The method also include packaging the dies of the wafer in integrated circuit (IC) chips.
-
FIG. 1 illustrates a diagram of a system in a first stage of a dicing technique on a wafer. -
FIG. 2 illustrates a diagram of the system ofFIG. 1 in a second stage of the dicing technique on a wafer. -
FIG. 3 illustrates a diagram of the system ofFIG. 1 in a third stage of the dicing technique on a wafer. -
FIG. 4 illustrates a diagram of a system for laser processing a wafer. -
FIG. 5 illustrates another example of a system for implementing a dicing technique on a wafer. -
FIG. 6 illustrates a method for dicing a wafer. - Examples of systems and techniques for dicing a wafer (e.g., a silicon wafer) are described. The wafer has perforations that divide dies of the wafer. In at least one example, the perforations are formed with a lasing process. Each die is implemented as a discrete circuit that is employable in an integrated circuit (IC) chip or other electronic device, such as a photovoltaic cell. The wafer is adhered to sticky backing of a dicing tape formed of an elastic material, and the dicing tape is affixed to a flex frame that is movable in a vertical direction. Moreover, the flex frame moves the dicing tape from a first position to a second position.
- In the first position, the dicing tape has a flat (e.g., within a tolerance of about 1 millimeter) top and bottom surfaces. Similarly, the wafer initially has a flat surface (e.g., within a tolerance of about 1 millimeter) that overlays the top (flat) surface of the dicing tape. The flex frame applies a downward force to move the dicing tape to the second position and toward a domed region of a dome-shaped chuck. Continued application of the downward force deforms the dicing tape over a contour of the dome-shaped chuck. Accordingly, the dome-shaped chuck induces forces that are transverse to the flat surface of dicing tape, causing the perforations in the wafer to crack. More particularly, the dome-shaped chuck induces non-uniform lateral forces across a thickness of the wafer that causes the dies of the wafer to separate along the perforations. Dicing techniques that rely solely on an application of lateral forces, namely forces lateral to the flat surface of the dicing tape often fail to separate every die of a wafer. By employing the stealth dicing technique described herein, the forces transverse to the flat surface of the dicing tape and the wafer in the first position reduce the number of instances where the perforations fail to break.
-
FIG. 1 illustrates a diagram of anexample system 100 for dicing (wafer dicing) awafer 102 of semiconductor material that forms a plurality of discrete functional circuits.FIG. 1 illustrates afirst stage 103 of the stealth dicing process. Thewafer 102 has undergone a microfabrication process to form the plurality of functional circuits. Each such discrete circuit is formed on a region of thewafer 102 referred to as a die 104. Thewafer 102 can be a silicon wafer with a flat surface (within a tolerance of about 1 millimeter). The dicing process is a stealth dicing process. As used herein, the term “stealth dicing” refers to a wafer dicing technique in which dies 104 of thewafer 102 are scribed with a laser dicing process. In the illustrated example, there are seven (7)dies 104 illustrated for thewafer 102, but in other examples, more dies 104 (e.g., hundreds or thousands) ofdies 104 can be included on a single wafer. - In some examples, the
wafer 102 has a monocrystailine structure. Moreover, by employing stealth dicing techniques (laser processing techniques)perforations 108 formed of polycrystalline structures are scribed into thewafer 102. Theperforations 108 define boundaries of the dies 104. - The
wafer 102 is adhered to a sticky surface of a dicingtape 110. The dicingtape 110 is a backing tape formed from elastic material used during dicing of thewafer 102. The dicingtape 110 holds the dies 104 together during the stealth dicing process. Additionally, the dicingtape 110 is affixed to aflex frame 112, which is it as a thin metal frame circumscribing the dicingtape 110 in at least one example. In some examples, the dicingtape 110 is formed of an elastic material, such as polyvinyl chloride (PVC), polyolefin or polyethylene backing material with an adhesive to hold the dies 104 in place. In some examples, the dicingtape 110 includes a release liner covering the a top surface (a sticky surface) of the dicing tape, and the release liner is removed prior to mounting thewafer 102 on the dicingtape 110. In some examples, the dicingtape 110 has a thicknesses, from 75 to 150 micrometers. In the first stage, a top side of the dicingtape 110 forms a flat surface (e.g., within a tolerance of about 1 millimeter). Additionally, a bottom side of the dicingtape 110 is also flat, and the bottom side opposes the top side of the dicingtape 110. - The
flex frame 112 applies a downward force at a periphery of the dicingtape 110 in a direction indicated by thearrows 114. Application of thedownward force 114 moves the dicingtape 110 and thewafer 102 mounted thereon toward a dome-shapedchuck 116. In some examples, the dome-shapedchuck 116 has a cylindrical shape with a dome region having a curved surface that faces the bottom surface of the dicingtape 110. In some examples, the dome-shapedchuck 116 has adiameter 118 that is greater than a largest diameter (e.g., diameter or width) of thewafer 102 and less than aninner diameter 120 of theflex frame 112, measured from edges of theflex frame 112 proximal to thewafer 102. That is, the dome-shapedchuck 116 is sized to extend beyond the edges of thewafer 102 and be positioned within inner edges of theflex frame 112. - Upon continued application of the
downward force 114, thesystem 100 transitions from thefirst stage 103 illustrated inFIG. 1 to asecond stage 200 illustrated inFIG. 2 . For purposes of simplification of explanation, the same reference numbers are employed inFIGS. 1 and 2 to denote the same structure. - Application of the
downward force 114 causes the dicingtape 110 to deform to the contour of the leading surface of the dome-shapedchuck 116, namely the dome region of the dome-shapedchuck 116. Additionally, application of thedownward force 114 causes the dome-shapedchuck 116 to induce transverse forces indicated byarrows 202. Thetransverse forces 202 are forces that are transverse to the fiat surfaces of the dicing tape 110 (the top and bottom surfaces of the dicing tape 110) and to the flat surface of thewafer 102 in thefirst stage 103 illustrated inFIG. 1 . Thetransverse forces 202 cause theperforations 108 to break (crack and separate), thereby separating the die 104 from each other. In fact, rather than inducement of a uniform lateral force that is parallel to the planar surface of the dicingtape 110 and/or thewafer 102, thetransverse forces 202 results in more lateral force to a top region of the dies 104 than to a bottom region. That is, thetransverse forces 202 induce non-uniform lateral forces across a thickness of thewafer 102. Accordingly, the perforations 106 of thewafer 102 are broken apart (split apart), thereby separating the die 104 from each other. Upon separating thedie 104 of thewafer 102, theflex frame 112 restores the dicingtape 110 to the first position. -
FIG. 3 illustrates athird stage 300 for of thesystem 100. For purposes of simplification of explanation, the same reference numbers are employed inFIGS. 1-3 to denote the same structure. In thethird stage 300 thedownward force 114 of the second stage 200 (illustrated inFIGS. 1 and 2 ) has ceased. In some examples, the dicingtape 110 returns to a flat (e.g., within a tolerance of about 1 millimeter) surface. In other examples, the dicingtape 110 sags after expansion. Thus, in some examples, the flatness of the dicingtape 110 varies based on physical properties of the dicingtape 110 and on an amount of force applied on the dicingtape 110 during the transition from thefirst stage 100 to thesecond stage 200. Additionally, individual dies 104 are removable from the dicingtape 110 for further processing, such as but not limited to packaging in an IC chip enclosure. - By employing the
system 100, the dicing techniques illustrated inFIGS. 1-3 elevates the probability that each die 104 separates with application of thedownward force 114. For example, in comparison to a system that is limited to the application of lateral force to separate the dies, application of thetransverse forces 202 reduces the die un-separation rate from about 500 defect parts per million (DPPM) to less than about five (5) DPPM. -
FIG. 4 illustrates asystem 400 for laser processing in a stealth dicing process of awafer 402, such as thewafer 102 ofFIGS. 1-3 . That is, in at least one example, the laser processing executed by thesystem 400 is executed prior to the execution of thefirst stage 103 of thesystem 100 ofFIG. 1 . In some examples, the stealth dicing techniques can be applied to thewafer 402 after thewafer 402 has undergone back grind processing to reduce a thickness of thewafer 402. In such a situation, thewafer 402 may still be adhered to a backgrind tape. - For purposes of simplification of explanation, the
wafer 402 is illustrated as a rectangular prism. However, in other examples, other shapes are employable, including shapes such as polyhedrons, ovals and circles. Additionally, it is presumed that thewafer 402 is a silicon wafer with a monocrystalline structure. - The
system 400 includes alaser 404 that provides alight beam 406 to acollimating lens 408. In at least one example, thelight beam 406 has a wavelength of about 1064 nanometers (nm). Thecollimating lens 408 focuses thelight beam 406 to form afocused beam 410 that is scribed to an interior region of thewafer 402. Stated differently, thefocused beam 410 is focused on a region between a top and bottom surface of thewafer 402. Thelaser 404 and thecollimating lens 408 are moveable in two-dimensions (2D) with respect to the surface of thewafer 402. That is, thelaser 404 and thecollimating lens 408 are moveable in horizontal and vertical axes of thewafer 402. - In the present example, the
laser 404 moves in a direction indicated by anarrow 412. Application of thefocused beam 410 forms mechanical damage via a heat-melt melt cycle to change the state from the monocrystalline structure of thewafer 402 to aperforation 416 with a polycrystalline structure. In some examples, theperforation 416 is referred to as a stealth dicing (SD) layer, In at least one example, theperforation 416 is representative of one of theperforations 108 illustrated inFIGS. 1-2 . - The
perforation 416 operates as a crack initiation region of thewafer 402. In this manner, die formed in thewafer 402 can be separated by employing the stealth dicing techniques illustrated inFIGS. 1-3 . in some examples, theperforation 416 can have a width of about 2 micrometers (μm) to about 5 μm. -
FIG. 5 illustrates an example of a perspective view of asystem 500 for implementing stealth dicing. In at least one example, thesystem 500 is representative of thesystem 100 illustrated inFIGS. 1-3 . - The
system 500 includes awafer 502 that is adhered to a sticky surface of a dicingtape 504, namely a top surface of the dicingtape 504. In at least one example, thewafer 502 is employed to implement thewafer 102 ofFIGS. 1-2 , and the dicingtape 504 is employed to implement the dicingtape 110 ofFIGS. 1-3 . The dicingtape 504 is attached to aflex frame 506. In at least one example, theflex frame 506 is employed to implement theflex frame 112 ofFIGS. 1-3 . - In the example illustrated, the
wafer 502 has undergone laser processing, such as the laser processing illustrated inFIG. 4 . Accordingly, thewafer 502 includes perforations between dies of thewafer 502. - The
flex frame 506 and the dicingtape 504 overlay a dome-shapedchuck 510. In at least one example, the dome-shapedchuck 510 is employed to implement the dome-shapedchuck 116 illustrated inFIGS. 1-3 , Accordingly, dome-shapedchuck 510 has a cylindrical base with a dome-shaped region. In at least one example, the dome-shapedchuck 510 has adiameter 512 that is greater than alargest dimension 514 of the wafer 502 (e.g., the diameter of the wafer 502) and less than aninner diameter 516 of theflex frame 506. - The top surface and a bottom surface of the dicing
tape 504 are flat (e.g., within a tolerance of about 1 mm), and the bottom surface overlies the dome-shapedchuck 510. Initially, thewafer 502 also has a flat surface (e.g., within a tolerance of about 1 millimeter), and the flat surface of thewafer 502 is adhered to the top surface of the dicingtape 504. - The
flex frame 506 is moveable in the direction indicated by adown arrow 518 and an uparrow 520. Upon moving theflex frame 506 in the direction of thedown arrow 518, a downward force is applied on a periphery of the dicingtape 504 that causes the bottom surface of the dicingtape 504 to contact the dome region of the dome-shapedchuck 510, which causes the dicingtape 504 to deform to the contour of the dome region of the dome-shapedchuck 510. The dome-shapedchuck 510 induces forces transverse to the top and bottom surfaces (referred to as transverse forces) of the dicingtape 504 and to the flat surface of thewafer 502, which causes perforations in thewafer 502 to break (crack), allowing die of thewafer 502 to separate. That is, the transverse forces induce non-uniform lateral forces across a thickness of thewafer 502 which cause the die of thewafer 502 to separate for subsequent processing such as packaging to form IC chips. -
FIG. 6 illustrates amethod 600 for stealth dicing a wafer (e.g., a silicon wafer) for a monocrystalline structure, Themethod 600 could be implemented, for example, by thesystem 100 ofFIGS. 1-3 and/or thesystem 400 ofFIG. 4 . At 610, the wafer is adhered to a backgrind tape formed of an elastic material. The wafer can be adhered to the backgrind tape on a first side of the wafer, which may be referred to as a circuit side of the wafer. At 620 a backgrind process is applied to a second side of the wafer, wherein the second side opposes the circuit side (first side) of the wafer and can be referred to as a backside of the wafer. The backgrind process reduces a thickness of the wafer to allow for stacking and/or high-density packaging. At 630, a lasing process is applied to the wafer to scribe perforations formed of a poly-crystalline structure. In at least one example, the scribing of the lasing process is executed with a laser that lases the wafer in two dimensions (two horizontal axes of the wafer). - At 640, the backside of the wafer (the second side) is adhered to a dicing tape. At 650, the backgrind tape is removed from the circuit side (the first side) of the wafer.
- At 660, a flex frame attached to the dicing tape applies a downward force on a periphery of the dicing tape against a dome-shaped chuck, The downward force moves the dicing tape from a first position to a second position. In the first position, a top surface and a bottom surface of the dicing tape are flat (e.g., within a tolerance of about 1 millimeter), and the wafer is adhered to the top surface of the dicing tape. In the second position, the dicing tape is deformed around a contour of the dome-shaped chuck that underlies the bottom surface of the dicing tape. At 670, the dome-shaped chuck induces forces transverse to the flat surface of the dicing tape and the wafer in the firs position, breaking the perforations in the wafer. Breaking the perforations causes the dies in the wafer to separate. At 680, the separated dies (or some subset thereof) are packaged in IC chips.
- It is understood that in some examples, the actions of the
method 600 could occur in a different order. For example, in some situations, the backgrind tape is removed (in action 650) prior to adhering the wafer to the dicing tape (in action 640). - What have been described above are examples. It is, of course, not possible to describe every conceivable combination of components or methodologies, but one of ordinary skill in the art will recognize that many further combinations and permutations are possible. Accordingly, the disclosure is intended to embrace all such alterations, modifications, and variations that fail within the scope of this application, including the appended claims. As used herein, the term “includes” means includes but not limited to, the tem, “including” means including but not limited to. The term “based on” means based at least in part on. Additionally, where the disclosure or claims recite “a,” “an,” “a first,” or “another” element, or the equivalent thereof, it should be interpreted to include one or more than one such element, neither requiring nor excluding two or more such elements.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/808,922 US20200203227A1 (en) | 2018-06-13 | 2020-03-04 | Dicing A Wafer |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/007,623 US10615075B2 (en) | 2018-06-13 | 2018-06-13 | Dicing a wafer |
US16/808,922 US20200203227A1 (en) | 2018-06-13 | 2020-03-04 | Dicing A Wafer |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/007,623 Continuation US10615075B2 (en) | 2018-06-13 | 2018-06-13 | Dicing a wafer |
Publications (1)
Publication Number | Publication Date |
---|---|
US20200203227A1 true US20200203227A1 (en) | 2020-06-25 |
Family
ID=68840112
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/007,623 Active US10615075B2 (en) | 2018-06-13 | 2018-06-13 | Dicing a wafer |
US16/808,922 Pending US20200203227A1 (en) | 2018-06-13 | 2020-03-04 | Dicing A Wafer |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/007,623 Active US10615075B2 (en) | 2018-06-13 | 2018-06-13 | Dicing a wafer |
Country Status (1)
Country | Link |
---|---|
US (2) | US10615075B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2023229805A1 (en) * | 2022-05-23 | 2023-11-30 | Western Digital Technologies, Inc. | Die separation ring for wafers having a large die aspect ratio |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10811292B2 (en) * | 2018-09-12 | 2020-10-20 | Texas Instruments Incorporated | Transport packaging and method for expanded wafers |
JP7221649B2 (en) * | 2018-10-30 | 2023-02-14 | 株式会社ディスコ | Wafer expansion method and wafer expansion device |
JP2020072139A (en) * | 2018-10-30 | 2020-05-07 | 株式会社ディスコ | Extension method of wafer and extension device of wafer |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050101109A1 (en) * | 2003-10-27 | 2005-05-12 | Chin Oi F. | Controlled fracture substrate singulation |
US20080305616A1 (en) * | 2007-06-07 | 2008-12-11 | Paul Clawson | Die Singulation Methods |
US20180233410A1 (en) * | 2017-02-14 | 2018-08-16 | Psemi Corporation | Wafer dicing methods |
US20180286735A1 (en) * | 2017-03-30 | 2018-10-04 | Infineon Technologies Ag | Carrier Arrangement and Method for Processing a Carrier |
US20180323105A1 (en) * | 2017-05-02 | 2018-11-08 | Psemi Corporation | Simultaneous Break and Expansion System for Integrated Circuit Wafers |
US20190131193A1 (en) * | 2017-10-27 | 2019-05-02 | Samsung Electronics Co., Ltd. | Laser processing method, substrate dicing method and substrate processing system for performing the same |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5718615A (en) | 1995-10-20 | 1998-02-17 | Boucher; John N. | Semiconductor wafer dicing method |
JP3865184B2 (en) * | 1999-04-22 | 2007-01-10 | 富士通株式会社 | Manufacturing method of semiconductor device |
US6521513B1 (en) * | 2000-07-05 | 2003-02-18 | Eastman Kodak Company | Silicon wafer configuration and method for forming same |
US6319754B1 (en) | 2000-07-10 | 2001-11-20 | Advanced Semiconductor Engineering, Inc. | Wafer-dicing process |
JP3544362B2 (en) * | 2001-03-21 | 2004-07-21 | リンテック株式会社 | Method for manufacturing semiconductor chip |
JP2004228152A (en) | 2003-01-20 | 2004-08-12 | Shinko Electric Ind Co Ltd | Wafer dicing method |
US20040219443A1 (en) | 2003-05-01 | 2004-11-04 | Spears Kurt E. | Method for wafer dicing |
TWI293474B (en) | 2005-06-16 | 2008-02-11 | Advanced Semiconductor Eng | A wafer dicting process for optical electronic packing |
GB2495949B (en) * | 2011-10-26 | 2015-03-11 | Anvil Semiconductors Ltd | Silicon carbide epitaxy |
US8975162B2 (en) | 2012-12-20 | 2015-03-10 | Applied Materials, Inc. | Wafer dicing from wafer backside |
US8999816B1 (en) * | 2014-04-18 | 2015-04-07 | Applied Materials, Inc. | Pre-patterned dry laminate mask for wafer dicing processes |
-
2018
- 2018-06-13 US US16/007,623 patent/US10615075B2/en active Active
-
2020
- 2020-03-04 US US16/808,922 patent/US20200203227A1/en active Pending
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050101109A1 (en) * | 2003-10-27 | 2005-05-12 | Chin Oi F. | Controlled fracture substrate singulation |
US20080305616A1 (en) * | 2007-06-07 | 2008-12-11 | Paul Clawson | Die Singulation Methods |
US20180233410A1 (en) * | 2017-02-14 | 2018-08-16 | Psemi Corporation | Wafer dicing methods |
US20180286735A1 (en) * | 2017-03-30 | 2018-10-04 | Infineon Technologies Ag | Carrier Arrangement and Method for Processing a Carrier |
US20180323105A1 (en) * | 2017-05-02 | 2018-11-08 | Psemi Corporation | Simultaneous Break and Expansion System for Integrated Circuit Wafers |
US20190131193A1 (en) * | 2017-10-27 | 2019-05-02 | Samsung Electronics Co., Ltd. | Laser processing method, substrate dicing method and substrate processing system for performing the same |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2023229805A1 (en) * | 2022-05-23 | 2023-11-30 | Western Digital Technologies, Inc. | Die separation ring for wafers having a large die aspect ratio |
Also Published As
Publication number | Publication date |
---|---|
US20190385911A1 (en) | 2019-12-19 |
US10615075B2 (en) | 2020-04-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20200203227A1 (en) | Dicing A Wafer | |
KR102096823B1 (en) | Semiconductor die singulation method | |
US7579260B2 (en) | Method of dividing an adhesive film bonded to a wafer | |
US9847219B2 (en) | Semiconductor die singulation method | |
US10510626B2 (en) | Method for use in manufacturing a semiconductor device die | |
US8148240B2 (en) | Method of manufacturing semiconductor chips | |
US9754832B2 (en) | Semiconductor wafer and method of producing the same | |
US10607861B2 (en) | Die separation using adhesive-layer laser scribing | |
US20110034007A1 (en) | Dividing method for platelike workpiece | |
US20060045511A1 (en) | Wafer dividing method | |
US9346671B2 (en) | Shielding MEMS structures during wafer dicing | |
US9905466B2 (en) | Wafer partitioning method and device formed | |
US9484239B2 (en) | Sacrificial carrier dicing of semiconductor wafers | |
CN111199951B (en) | Semiconductor device, manufacturing method thereof and manufacturing method of alignment mark | |
US20160111255A1 (en) | Separation of Chips on a Substrate | |
US10748801B2 (en) | Carrier arrangement and method for processing a carrier by generating a crack structure | |
US7592236B2 (en) | Method for applying a structure of joining material to the back surfaces of semiconductor chips | |
US11942327B2 (en) | Singulation of silicon carbide semiconductor wafers | |
US7470601B2 (en) | Semiconductor device with semiconductor chip and adhesive film and method for producing the same | |
US20210253421A1 (en) | Method with mechanical dicing process for producing mems components | |
US20200321236A1 (en) | Edge ring removal methods | |
WO2001043169A2 (en) | Methods for separating microcircuit dies from wafers | |
US11939216B2 (en) | Method with stealth dicing process for fabricating MEMS semiconductor chips | |
US20080026491A1 (en) | Method of wafer segmenting |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STCV | Information on status: appeal procedure |
Free format text: APPEAL BRIEF (OR SUPPLEMENTAL BRIEF) ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |