US20200143868A1 - Control circuit, sampling circuit for synchronous dynamic random-access memory, method of reading procedure and calibration thereof - Google Patents
Control circuit, sampling circuit for synchronous dynamic random-access memory, method of reading procedure and calibration thereof Download PDFInfo
- Publication number
- US20200143868A1 US20200143868A1 US16/177,603 US201816177603A US2020143868A1 US 20200143868 A1 US20200143868 A1 US 20200143868A1 US 201816177603 A US201816177603 A US 201816177603A US 2020143868 A1 US2020143868 A1 US 2020143868A1
- Authority
- US
- United States
- Prior art keywords
- signal
- control circuit
- preamble
- level
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4093—Input/output [I/O] data interface arrangements, e.g. data buffers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4076—Timing circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1066—Output synchronization
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/22—Control and timing of internal memory operations
- G11C2207/2254—Calibration
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
Definitions
- the disclosure relates to a control circuit. More particularly, the disclosure relates to a memory control circuit and a calibration method.
- DDR SDRAM double data rate synchronous dynamic random-access memory
- LPDDR Low Power DDR
- the memory When reading data in the double data rate synchronous dynamic random-access memory, DDR SDRAM (DDR SDRAM) or the Low Power DDR (LPDDR), the memory will transmit data signals (DQ) and DQ strobe (DQS) to the controller.
- DQ data signals
- DQS DQ strobe
- the controller uses the read latency of the memory to operate its enabling signal (DQS enable signal), there will be different clock domains and cause reading errors.
- the disclosure provides a memory control circuit.
- a DQS includes a preamble.
- the memory control circuit includes a control circuit and a sampling circuit.
- the control circuit is configured to generate an enabling signal.
- the sampling circuit coupled to the control circuit is configured to sample the DQS based on the enabling signal in order to determine a sampling level.
- the control circuit determines whether the sampling level matches a signal level of the preamble or not.
- the disclosure also provides a calibration method.
- the control method includes following operations. Generates an enabling signal by a control circuit. Sampling the DQS based on the enabling signal by a sampling circuit in order to determine a sampling level. Determining by a control circuit whether the sampling level matches a signal level of the preamble or not.
- FIG. 1 is a functional block diagram illustrating to provide clocks to a sampling circuit according to an embodiment of this disclosure.
- FIG. 2 is a functional block diagram illustrating a memory control circuit and a memory according to an embodiment of the disclosure.
- FIG. 3A to FIG. 3B are signal waveform diagrams according to an embodiment of the disclosure.
- FIG. 4 is a flow diagram illustrating a coarse tune procedure and a fine tune procedure according to an embodiment of the disclosure.
- FIG. 5 A to FIG. 5B are signal waveform diagrams according to an embodiment of the disclosure.
- FIG. 1 illustrates a functional block diagram illustrating to provide clocks to a sampling circuit 130 according to an embodiment of this disclosure.
- a memory 210 includes a ZQ calibration circuit 213 and a DQS (DQ Strobe) PAD 215 .
- the ZQ calibration circuit 213 is configured to output a calibrating impedance to the DQS PAD 215 .
- the DQS PAD 215 adjusts clock cycles based on the calibrating impedance, in order to transmit a DQS signal to the sampling circuit 130 .
- a memory control circuit 100 includes a coarse tuning clock edge selector 123 and a fine tuning delay controller 125 .
- the coarse tuning clock edge selector 123 generates a coarse tune clock which is one or multiple times of a clock signal Controller_CLK, and transmits the coarse tune clock to the sampling circuit 130 .
- the sampling circuit 130 samples based on the coarse tune clock.
- the fine tuning delay controller 125 is configured to generate a delay time which is less than the coarse tune clock.
- the delay time is set as a fine tune clock and transmitted to the sampling circuit 130 .
- the clock signal Controller_CLK may be one clock cycle (1T). In one embodiment, the delay time is smaller than 1T (e.g. T/16). Then, the sampling circuit 130 samples signals based on fine tune clock.
- FIG. 2 illustrates a functional block diagram illustrating the memory control circuit 100 and the memory 210 according to an embodiment of the disclosure.
- the memory 210 includes the ZQ calibration circuit 213 and the DQS PAD 215 .
- the memory control circuit 100 is configured to process a reading data procedure with the memory 210 .
- the memory 210 transmits a DQ signal and a DQ strobe (DQS) signal to the memory control circuit 100 .
- the DQS signal indicates the time to present the DQ signal.
- the DQS signal includes a preamble.
- the preamble is configured to point out the memory control circuit 100 to read the DQ signal.
- the memory control circuit 100 includes a clock generating circuit 110 , a control circuit 120 , and sampling circuit 130 .
- the clock generating circuit 110 is configured to generate a clock signal Controller_CLK of the memory control circuit 100 .
- the control circuit 120 is coupled to the clock generating circuit 110 .
- the sampling circuit 130 is coupled to the control circuit 120 .
- the control circuit 120 is configured to generate an enabling signal based on the clock Controller_CLK.
- the sampling circuit 130 is configured to sample the DQS signal based on the enabling signal to obtain a sampling level.
- the control circuit 120 determines whether a signal level of each sampled signal matches a fixed level, in order to determine a signal position currently sampled.
- FIG. 3A illustrates a signal waveform diagram according to an embodiment of the disclosure.
- the memory 210 processes operations based on a clock signal DDR_CLK.
- the DQS signal DQS_1T and DQS_1T_unbalancedODT is the clock signal to indicate the position in each clock to read the DQ signal.
- the memory control circuit 100 processes operations based on the clock signal Controller_CLK.
- the sampling circuit 130 samples signals based on an enabling signal DQS_en.
- a preamble 351 is at one signal level (Static DQS Preamble).
- the preamble 351 is the low signal with about one clock cycle (1T).
- the front end of the DQS signal (may be several cycles) is a tristate portion and the preamble portion in order.
- the signal DQS_1T has the tristate portion 311 (the gray part) with 2T clock cycles.
- the tristate portion 311 is the signal having three different signal types, and the tristate portion 311 shows different signals at each time point due to these different signal types. To sample the signal DQS_1T, it is difficult to determine whether the sampled signal is the preamble 351 or not.
- FIG. 4 illustrates a flow diagram illustrating a coarse tune procedure and a fine tune procedure according to an embodiment of the disclosure. Please refer to the signal wave form of FIG. 3A .
- step S 410 maintaining the tristate portion 311 of the signal DQS_1T to the fixed level such as high level. After fixing the level, the signal DQS_1T_unbalancedODT is obtained.
- the method to maintain the tristate portion 321 at the fixed level is showed as FIG. 2 , the control circuit 120 transmits a control signal CTRL to the DQS PAD 215 .
- the DQS PAD 215 sets two resistances of two sides of the DQS signal (not shown) and two resistances of two sides of the DQS # signal (not shown) as two different resistances respectively according to the control signal CTRL (such as the two resistances of the DQS signal are 100 ohm and 50 ohm, the two resistances of the DQS # signal are 50 ohm and 100 ohm), wherein the DQS # signal and the DQS signal are differential signals.
- the tristate portion 321 can maintain at the high level or the low level.
- step S 420 the sampling circuit 130 samples the signal DQS_1T_unbalancedODT based on the coarse tune clock generated by the coarse tuning clock edge selector 123 .
- the clock signal Controller_CLK is 1T
- the coarse tune clock will be set at 0.5T
- the sampling procedure begins at the tristate portion 321 of the signal DQS_1T_unbalancedODT with 0.5T clock.
- step S 430 at each coarse tune clock in the sampling procedure, the control circuit 120 determines whether a signal level sampled by the sampling circuit 130 matches the fixed level or not. For instance, the tristate portion 321 is high level, if the control circuit 120 determines the sampled signal is high level, it means that the sampled point is still in the range of the tristate portion 321 , the control circuit 120 should continue sampling with the coarse tune clock.
- step S 440 setting the signal position currently sampled as a switch point m, as shown in FIG. 3A .
- the part of the preamble 351 is already known, then the resistances of the two sides of the DQS signal and DQS # signal will set to be at the same resistance. The purpose of this step is to prevent influencing the accuracy when sampling the DQS signal (DQS duty).
- the memory control circuit 100 may but not limited to use 0.5T clock cycle as the coarse tune clock.
- FIG. 3B illustrates a signal waveform diagram according to an embodiment of the disclosure.
- the same symbols have the same operations as illustration in FIG. 3A and FIG. 3B .
- the DQS signal DQS_2T and DQS_2T_unbalancedODT is the clock signal to indicate the position in each clock to read the DQ signal.
- the preamble 353 is at one signal level. For example, the preamble 353 is the low signal with about two clock cycles (2T).
- the tristate portion 313 (the gray part) of the signal DQS_2T is about 1T clock cycle. Similar with the steps S 410 to step S 440 in FIG. 4 , the switch point m of the signal DQS_2T_unbalancedODT can be obtained.
- the memory control circuit 100 may but not limited to use 1T clock cycle as the coarse tune clock.
- step S 450 setting one shift value b at first, and adding the shift value b to the switch point m, and obtaining the signal position m+b (i.e. the signal position S in FIG. 3A ).
- the shift value b can be 0.5T clock cycle.
- step S 460 from the signal position S, sampling the signal DQS_1T_unbalancedODT according to a delay time d by the sampling circuit 130 .
- the sampling procedure is such as the first fine tune position m+b+d, the second fine tune position m+b+2d, and so on.
- step S 470 determining whether the signal level of the fine tune sampled position matches the signal level of the preamble 351 . If matching, it means that the sampled point is in the range of the preamble 351 , and the method will go back to step S 460 . If the sampled signal level is different with that of the preamble 351 , it means that the signal position currently sampled is near an up edge of the range of the preamble 353 after several times for the fine tune procedure. After n1 times for the fine tune procedure and each sampling interval is a delay time d, a total delay time is D1 (i.e. length d ⁇ n1). Therefore, the position that adds the total delay time D1 to the signal position S is the signal position m+b+D1.
- step S 480 the method will set the position that adding the total delay to the switch point m, as the calibration position A.
- the signal DQS_1T_unbalancedODT in FIG. 3A the final sampled signal position is m+b+D1. Because the delay time d (e.g. 1T/16) is smaller than the clock cycle (1T), that is the fine tune procedure takes smaller time interval to perform sampling, the final sampled signal position m+b+D1 will be near to the next pulse of the preamble 351 .
- Half length of the preamble 351 is 0.5T.
- step S 490 the control circuit 120 generates an enabling signal DQS_en according to the calibration position A.
- the sampling circuit 130 performs the reading procedure according to the enabling signal DQS_en.
- the signal DQS_2T_unbalancedODT in FIG. 3B operates the steps in FIG. 4 are the similar illustration above.
- the preamble 353 is the low level signal with about 2T
- the next clock near the preamble 353 is the position m+b+D2.
- the method will subtract 1T (i.e. half length of the preamble 353 ) from the position m+b+D2, and the signal position m+b+D2 ⁇ 1T is the (near) middle position of the preamble 351 .
- the shift value b is 1T
- substituting the shift value b into the formula and the calibration position A is the position m+D2.
- the control circuit 120 calibrates the enabling signal DQS_en to the calibration position A.
- the sampling circuit 130 performs the reading procedure according to the enabling signal DQS_en.
- FIG. 5A illustrate a signal waveform diagram according to an embodiment of the disclosure.
- the signal level of the preamble 651 of the signal DQS_1T and DQS_1T_unbalancedODT have various levels (Toggling DQS Preamble).
- the preamble 651 has high level signal with about 0.5T and low level signal with about 0.5T.
- the signal waveform shown in FIG. 5A can be used in the coarse tune procedure in FIG. 4 , and the illustration is similar.
- the switch point m can be obtained, and the fine tune procedure of step S 450 to step S 470 are similar above.
- the shift value b may be but not limited to 0.5T clock cycle.
- step S 480 if the middle position of 0.5T high level signal is the desired value, subtracting 0.25T from the position near the down edge of the low level signal of the preamble 651 .
- step S 482 the control circuit 120 calculates the position m+D3 ⁇ 0.25T by adding the total delay time D3 (i.e. d ⁇ n3) to and subtracting 0.25T to the switch point m. Therefore, the calibration position A is the position m+D3 ⁇ 0.25T.
- FIG. 5B illustrate a signal waveform diagram according to an embodiment of the disclosure.
- the signal level of the preamble 653 of the signal DQS_2T and DQS_2T_unbalancedODT have various levels.
- the preamble 653 has high level signal with about 1.5T and low level signal with about 0.5T.
- the signal waveform shown in FIG. 5B can be used in the fine tune procedure in FIG. 4 , and the illustration is similar.
- the switch point m can be obtained, and the fine tune procedure of step S 450 to step S 470 are similar above.
- the shift value b may be but not limited to 1T.
- step S 480 if the middle position of 1.5T high level signal is the desired position to fetch, subtracting 0.75T from the position near the down edge of the low level signal of the preamble 653 .
- step S 483 the control circuit 120 calculates the position m+D4+0.25T by adding the total delay time D4 (I.e. d ⁇ n4) and adding 0.25T to the switch point m. Therefore, the calibration position A is the position m+D4+0.25T.
- the present disclosure can confirm the sampled signal is the range of the preamble of the DQS.
- the calibration position for the preamble can be found so as to adjust the enabling signal to the calibration position. Therefore, the present disclosure can achieve the clock calibration and enhance the accuracy for reading data from the memory.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
Abstract
Description
- The disclosure relates to a control circuit. More particularly, the disclosure relates to a memory control circuit and a calibration method.
- When reading data in the double data rate synchronous dynamic random-access memory, DDR SDRAM (DDR SDRAM) or the Low Power DDR (LPDDR), the memory will transmit data signals (DQ) and DQ strobe (DQS) to the controller. Hence, it the controller uses the read latency of the memory to operate its enabling signal (DQS enable signal), there will be different clock domains and cause reading errors.
- The disclosure provides a memory control circuit. A DQS includes a preamble. The memory control circuit includes a control circuit and a sampling circuit. The control circuit is configured to generate an enabling signal. The sampling circuit coupled to the control circuit is configured to sample the DQS based on the enabling signal in order to determine a sampling level. The control circuit determines whether the sampling level matches a signal level of the preamble or not.
- The disclosure also provides a calibration method. The control method includes following operations. Generates an enabling signal by a control circuit. Sampling the DQS based on the enabling signal by a sampling circuit in order to determine a sampling level. Determining by a control circuit whether the sampling level matches a signal level of the preamble or not.
-
FIG. 1 is a functional block diagram illustrating to provide clocks to a sampling circuit according to an embodiment of this disclosure. -
FIG. 2 is a functional block diagram illustrating a memory control circuit and a memory according to an embodiment of the disclosure. -
FIG. 3A toFIG. 3B are signal waveform diagrams according to an embodiment of the disclosure. -
FIG. 4 is a flow diagram illustrating a coarse tune procedure and a fine tune procedure according to an embodiment of the disclosure. -
FIG. 5 A toFIG. 5B are signal waveform diagrams according to an embodiment of the disclosure. - Please refer to
FIG. 1 , which illustrates a functional block diagram illustrating to provide clocks to asampling circuit 130 according to an embodiment of this disclosure. Amemory 210 includes aZQ calibration circuit 213 and a DQS (DQ Strobe)PAD 215. TheZQ calibration circuit 213 is configured to output a calibrating impedance to theDQS PAD 215. TheDQS PAD 215 adjusts clock cycles based on the calibrating impedance, in order to transmit a DQS signal to thesampling circuit 130. - A
memory control circuit 100 includes a coarse tuningclock edge selector 123 and a finetuning delay controller 125. The coarse tuningclock edge selector 123 generates a coarse tune clock which is one or multiple times of a clock signal Controller_CLK, and transmits the coarse tune clock to thesampling circuit 130. Thesampling circuit 130 samples based on the coarse tune clock. The finetuning delay controller 125 is configured to generate a delay time which is less than the coarse tune clock. The delay time is set as a fine tune clock and transmitted to thesampling circuit 130. The clock signal Controller_CLK may be one clock cycle (1T). In one embodiment, the delay time is smaller than 1T (e.g. T/16). Then, thesampling circuit 130 samples signals based on fine tune clock. - Please refer to
FIG. 2 , which illustrates a functional block diagram illustrating thememory control circuit 100 and thememory 210 according to an embodiment of the disclosure. Thememory 210 includes theZQ calibration circuit 213 and theDQS PAD 215. Thememory control circuit 100 is configured to process a reading data procedure with thememory 210. In the reading data procedure, thememory 210 transmits a DQ signal and a DQ strobe (DQS) signal to thememory control circuit 100. The DQS signal indicates the time to present the DQ signal. The DQS signal includes a preamble. The preamble is configured to point out thememory control circuit 100 to read the DQ signal. - The
memory control circuit 100 includes aclock generating circuit 110, acontrol circuit 120, andsampling circuit 130. Theclock generating circuit 110 is configured to generate a clock signal Controller_CLK of thememory control circuit 100. Thecontrol circuit 120 is coupled to theclock generating circuit 110. Thesampling circuit 130 is coupled to thecontrol circuit 120. Thecontrol circuit 120 is configured to generate an enabling signal based on the clock Controller_CLK. Thesampling circuit 130 is configured to sample the DQS signal based on the enabling signal to obtain a sampling level. Thecontrol circuit 120 determines whether a signal level of each sampled signal matches a fixed level, in order to determine a signal position currently sampled. - Please refer to
FIG. 3A , which illustrates a signal waveform diagram according to an embodiment of the disclosure. Please refer toFIG. 2 andFIG. 3A , thememory 210 processes operations based on a clock signal DDR_CLK. The DQS signal DQS_1T and DQS_1T_unbalancedODT is the clock signal to indicate the position in each clock to read the DQ signal. Thememory control circuit 100 processes operations based on the clock signal Controller_CLK. Thesampling circuit 130 samples signals based on an enabling signal DQS_en. In the embodiment of the signal waveform, apreamble 351 is at one signal level (Static DQS Preamble). For example, thepreamble 351 is the low signal with about one clock cycle (1T). - In general, the front end of the DQS signal (may be several cycles) is a tristate portion and the preamble portion in order. As shown in
FIG. 3A , the signal DQS_1T has the tristate portion 311 (the gray part) with 2T clock cycles. Thetristate portion 311 is the signal having three different signal types, and thetristate portion 311 shows different signals at each time point due to these different signal types. To sample the signal DQS_1T, it is difficult to determine whether the sampled signal is thepreamble 351 or not. For example, to determine the front end of the signal DQS signal_1T, if the random signal level of thetristate portion 311 is the same with that of thepreamble 351, there will be a mistake that taking thetristate portion 311 for thepreamble 351, and leading to processing the reading data procedure at false clocks such that the data cannot be read correctly. - Please refer to
FIG. 4 , which illustrates a flow diagram illustrating a coarse tune procedure and a fine tune procedure according to an embodiment of the disclosure. Please refer to the signal wave form ofFIG. 3A . In order to determine whether the sampled signal is thepreamble 311 or not, in step S410, maintaining thetristate portion 311 of the signal DQS_1T to the fixed level such as high level. After fixing the level, the signal DQS_1T_unbalancedODT is obtained. - The method to maintain the
tristate portion 321 at the fixed level is showed asFIG. 2 , thecontrol circuit 120 transmits a control signal CTRL to theDQS PAD 215. TheDQS PAD 215 sets two resistances of two sides of the DQS signal (not shown) and two resistances of two sides of the DQS # signal (not shown) as two different resistances respectively according to the control signal CTRL (such as the two resistances of the DQS signal are 100 ohm and 50 ohm, the two resistances of the DQS # signal are 50 ohm and 100 ohm), wherein the DQS # signal and the DQS signal are differential signals. By modifying the impedance matching state of the DQS signal and DQS # signal, there is a voltage difference between the DQS signal and the DQS # signal, and thetristate portion 321 can maintain at the high level or the low level. - In step S420, the
sampling circuit 130 samples the signal DQS_1T_unbalancedODT based on the coarse tune clock generated by the coarse tuningclock edge selector 123. For example, the clock signal Controller_CLK is 1T, then the coarse tune clock will be set at 0.5T, and the sampling procedure begins at thetristate portion 321 of the signal DQS_1T_unbalancedODT with 0.5T clock. - In step S430, at each coarse tune clock in the sampling procedure, the
control circuit 120 determines whether a signal level sampled by thesampling circuit 130 matches the fixed level or not. For instance, thetristate portion 321 is high level, if thecontrol circuit 120 determines the sampled signal is high level, it means that the sampled point is still in the range of thetristate portion 321, thecontrol circuit 120 should continue sampling with the coarse tune clock. - If the signal level of the sampled signal is different from the signal level of the previous sampled signal, it means that the sampled point is in the range of the
preamble 351 after sampling several times with one or more coarse tune clocks. In step S440, setting the signal position currently sampled as a switch point m, as shown inFIG. 3A . In the step, the part of thepreamble 351 is already known, then the resistances of the two sides of the DQS signal and DQS # signal will set to be at the same resistance. The purpose of this step is to prevent influencing the accuracy when sampling the DQS signal (DQS duty). - In one embodiment, the
memory control circuit 100 may but not limited to use 0.5T clock cycle as the coarse tune clock. - Please refer to
FIG. 3B , which illustrates a signal waveform diagram according to an embodiment of the disclosure. The same symbols have the same operations as illustration inFIG. 3A andFIG. 3B . Please refer toFIG. 2 andFIG. 3B , the DQS signal DQS_2T and DQS_2T_unbalancedODT is the clock signal to indicate the position in each clock to read the DQ signal. Thepreamble 353 is at one signal level. For example, thepreamble 353 is the low signal with about two clock cycles (2T). - In the embodiment, the tristate portion 313 (the gray part) of the signal DQS_2T is about 1T clock cycle. Similar with the steps S410 to step S440 in
FIG. 4 , the switch point m of the signal DQS_2T_unbalancedODT can be obtained. - In one embodiment, the
memory control circuit 100 may but not limited to use 1T clock cycle as the coarse tune clock. - In the following steps in
FIG. 4 are about the fine tune procedure. Please refer toFIG. 3A andFIG. 4 . In step S450, setting one shift value b at first, and adding the shift value b to the switch point m, and obtaining the signal position m+b (i.e. the signal position S inFIG. 3A ). In one embodiment, the shift value b can be 0.5T clock cycle. In step S460, from the signal position S, sampling the signal DQS_1T_unbalancedODT according to a delay time d by thesampling circuit 130. The sampling procedure is such as the first fine tune position m+b+d, the second fine tune position m+b+2d, and so on. - In step S470, determining whether the signal level of the fine tune sampled position matches the signal level of the
preamble 351. If matching, it means that the sampled point is in the range of thepreamble 351, and the method will go back to step S460. If the sampled signal level is different with that of thepreamble 351, it means that the signal position currently sampled is near an up edge of the range of thepreamble 353 after several times for the fine tune procedure. After n1 times for the fine tune procedure and each sampling interval is a delay time d, a total delay time is D1 (i.e. length d×n1). Therefore, the position that adds the total delay time D1 to the signal position S is the signal position m+b+D1. - Then, in step of calculating a calibration position, in the embodiment that the
preamble 351 is low level signal with about 1T, as illustration in step S480, the method will set the position that adding the total delay to the switch point m, as the calibration position A. For example, the signal DQS_1T_unbalancedODT inFIG. 3A , the final sampled signal position is m+b+D1. Because the delay time d (e.g. 1T/16) is smaller than the clock cycle (1T), that is the fine tune procedure takes smaller time interval to perform sampling, the final sampled signal position m+b+D1 will be near to the next pulse of thepreamble 351. Half length of thepreamble 351 is 0.5T. Then, calculating the signal position m+b+D1−0.5T as a (near) middle position of thepreamble 351, and setting the position as the calibration position A. When the shift value b is 0.5T, substituting the shift value b into the formula and the calibration position A is the position m+D1. - In step S490, the
control circuit 120 generates an enabling signal DQS_en according to the calibration position A. Thesampling circuit 130 performs the reading procedure according to the enabling signal DQS_en. - In another embodiment, the signal DQS_2T_unbalancedODT in
FIG. 3B operates the steps inFIG. 4 are the similar illustration above. In the embodiment, thepreamble 353 is the low level signal with about 2T, and the next clock near thepreamble 353 is the position m+b+D2. The method will subtract 1T (i.e. half length of the preamble 353) from the position m+b+D2, and the signal position m+b+D2−1T is the (near) middle position of thepreamble 351. When the shift value b is 1T, substituting the shift value b into the formula and the calibration position A is the position m+D2. Thecontrol circuit 120 calibrates the enabling signal DQS_en to the calibration position A. Thesampling circuit 130 performs the reading procedure according to the enabling signal DQS_en. - Please refer to
FIG. 5A , which illustrate a signal waveform diagram according to an embodiment of the disclosure. The signal level of thepreamble 651 of the signal DQS_1T and DQS_1T_unbalancedODT have various levels (Toggling DQS Preamble). For example, thepreamble 651 has high level signal with about 0.5T and low level signal with about 0.5T. - The signal waveform shown in
FIG. 5A can be used in the coarse tune procedure inFIG. 4 , and the illustration is similar. After coarse tune with 0.5T in the signal DQS_1T_unbalancedODT and sampling, the switch point m can be obtained, and the fine tune procedure of step S450 to step S470 are similar above. In one embodiment, the shift value b may be but not limited to 0.5T clock cycle. - In step S480, if the middle position of 0.5T high level signal is the desired value, subtracting 0.25T from the position near the down edge of the low level signal of the
preamble 651. In step S482, thecontrol circuit 120 calculates the position m+D3−0.25T by adding the total delay time D3 (i.e. d×n3) to and subtracting 0.25T to the switch point m. Therefore, the calibration position A is the position m+D3−0.25T. - Please refer to
FIG. 5B , which illustrate a signal waveform diagram according to an embodiment of the disclosure. The signal level of thepreamble 653 of the signal DQS_2T and DQS_2T_unbalancedODT have various levels. For example, thepreamble 653 has high level signal with about 1.5T and low level signal with about 0.5T. - The signal waveform shown in
FIG. 5B can be used in the fine tune procedure inFIG. 4 , and the illustration is similar. After coarse tune with 1T in the signal DQS_2T_unbalancedODT and sampling, the switch point m can be obtained, and the fine tune procedure of step S450 to step S470 are similar above. In one embodiment, the shift value b may be but not limited to 1T. - In step S480, if the middle position of 1.5T high level signal is the desired position to fetch, subtracting 0.75T from the position near the down edge of the low level signal of the
preamble 653. In step S483, thecontrol circuit 120 calculates the position m+D4+0.25T by adding the total delay time D4 (I.e. d×n4) and adding 0.25T to the switch point m. Therefore, the calibration position A is the position m+D4+0.25T. - Accordingly, through the coarse tune process the present disclosure can confirm the sampled signal is the range of the preamble of the DQS. Through the fine tune procedure the calibration position for the preamble can be found so as to adjust the enabling signal to the calibration position. Therefore, the present disclosure can achieve the clock calibration and enhance the accuracy for reading data from the memory.
Claims (20)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/177,603 US10643685B1 (en) | 2018-11-01 | 2018-11-01 | Control circuit, sampling circuit for synchronous dynamic random-access memory, method of reading procedure and calibration thereof |
TW107145065A TWI694462B (en) | 2018-11-01 | 2018-12-13 | Memory control circuit and calibrating method |
CN201910007871.9A CN111312307B (en) | 2018-11-01 | 2019-01-04 | Memory control circuit and correction method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/177,603 US10643685B1 (en) | 2018-11-01 | 2018-11-01 | Control circuit, sampling circuit for synchronous dynamic random-access memory, method of reading procedure and calibration thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
US10643685B1 US10643685B1 (en) | 2020-05-05 |
US20200143868A1 true US20200143868A1 (en) | 2020-05-07 |
Family
ID=70457879
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/177,603 Active US10643685B1 (en) | 2018-11-01 | 2018-11-01 | Control circuit, sampling circuit for synchronous dynamic random-access memory, method of reading procedure and calibration thereof |
Country Status (3)
Country | Link |
---|---|
US (1) | US10643685B1 (en) |
CN (1) | CN111312307B (en) |
TW (1) | TWI694462B (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112687321B (en) * | 2020-12-30 | 2023-04-07 | 西安紫光国芯半导体有限公司 | Calibration method and device and corresponding delay circuit |
US11854601B2 (en) * | 2021-12-28 | 2023-12-26 | Micron Technology, Inc. | Apparatuses, systems, and methods for read clock timing alignment in stacked memory devices |
US11830538B2 (en) | 2021-12-28 | 2023-11-28 | Micron Technology, Inc. | Apparatuses, systems, and methods for data timing alignment in stacked memory |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7685393B2 (en) * | 2006-06-30 | 2010-03-23 | Mosaid Technologies Incorporated | Synchronous memory read data capture |
US7924637B2 (en) * | 2008-03-31 | 2011-04-12 | Advanced Micro Devices, Inc. | Method for training dynamic random access memory (DRAM) controller timing delays |
US7983362B2 (en) * | 2008-04-10 | 2011-07-19 | GlobalFoundries, Inc. | Programmable data sampling receiver for digital data signals |
US8098535B2 (en) * | 2009-03-30 | 2012-01-17 | Cadence Design Systems, Inc. | Method and apparatus for gate training in memory interfaces |
US7911857B1 (en) * | 2009-06-10 | 2011-03-22 | Juniper Networks, Inc. | Preamble detection and postamble closure for a memory interface controller |
JP2012247318A (en) * | 2011-05-27 | 2012-12-13 | Advantest Corp | Testing device and testing method |
US8422319B2 (en) * | 2011-05-30 | 2013-04-16 | Lsi Corporation | System and method for gate training in a memory system |
US8787097B1 (en) * | 2011-09-30 | 2014-07-22 | Altera Corporation | Circuit design technique for DQS enable/disable calibration |
JP5879367B2 (en) * | 2011-12-29 | 2016-03-08 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
CN102637155B (en) * | 2012-01-10 | 2014-11-05 | 江苏中科梦兰电子科技有限公司 | Method for configuring data strobe signal delays in DDR3 (double data rate) through training and correcting |
US8773926B2 (en) | 2012-02-10 | 2014-07-08 | Lsi Corporation | Method for robust preamble location in a DQS signal |
US9257164B2 (en) * | 2013-03-14 | 2016-02-09 | Altera Corporation | Circuits and methods for DQS autogating |
US9190129B2 (en) * | 2013-05-31 | 2015-11-17 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Continuous tuning of preamble release timing in a double data-rate memory device interface |
TWI521508B (en) * | 2013-08-13 | 2016-02-11 | 瑞昱半導體股份有限公司 | Memory control circuit and method of controlling data reading process of memory module |
CN104424984B (en) | 2013-08-20 | 2017-05-24 | 瑞昱半导体股份有限公司 | Memory control circuit and method for controlling data reading program of memory module |
US9025399B1 (en) * | 2013-12-06 | 2015-05-05 | Intel Corporation | Method for training a control signal based on a strobe signal in a memory module |
US9640277B2 (en) * | 2013-12-28 | 2017-05-02 | Intel Corporation | Avoiding DQS false sampling triggers |
US9514420B2 (en) * | 2014-08-15 | 2016-12-06 | Rambus Inc. | Strobe gating adaption and training in a memory controller |
CN107425848B (en) * | 2016-05-23 | 2020-08-11 | 龙芯中科技术有限公司 | Clock data recovery circuit and method |
KR102623542B1 (en) * | 2016-10-07 | 2024-01-10 | 삼성전자주식회사 | Clock synchronizing method of multiple clock domain memory device |
CN108922570B (en) * | 2018-07-13 | 2020-11-13 | 豪威科技(上海)有限公司 | Phase offset detection method, training method, circuit and system for reading DQS signal |
-
2018
- 2018-11-01 US US16/177,603 patent/US10643685B1/en active Active
- 2018-12-13 TW TW107145065A patent/TWI694462B/en active
-
2019
- 2019-01-04 CN CN201910007871.9A patent/CN111312307B/en active Active
Also Published As
Publication number | Publication date |
---|---|
US10643685B1 (en) | 2020-05-05 |
TW202018708A (en) | 2020-05-16 |
CN111312307A (en) | 2020-06-19 |
CN111312307B (en) | 2022-03-01 |
TWI694462B (en) | 2020-05-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10284186B2 (en) | Apparatuses and methods for phase interpolating clock signals and for providing duty cycle corrected clock signals | |
EP2189986B1 (en) | Delay adjustment device, semiconductor device and delay adjustment method | |
US10643685B1 (en) | Control circuit, sampling circuit for synchronous dynamic random-access memory, method of reading procedure and calibration thereof | |
KR101653035B1 (en) | Command paths, apparatuses and methods for providing a command to a data block | |
US9000817B2 (en) | Apparatuses and methods for altering a forward path delay of a signal path | |
US8644085B2 (en) | Duty cycle distortion correction | |
US8941423B2 (en) | Method for operating a circuit including a timing calibration function | |
US9105327B2 (en) | Memory controller using a data strobe signal and method of calibrating data strobe signal in a memory controller | |
KR100668854B1 (en) | Data latch controller of a synchronous memory device | |
US8432754B2 (en) | Memory control apparatus and mask timing adjusting method | |
CN112802516B (en) | DDR SDRAM signal calibration device and method | |
JP2013109637A (en) | Memory interface circuit and operation method thereof | |
US7697371B2 (en) | Circuit and method for calibrating data control signal | |
US9135980B2 (en) | Memory control circuit and method of controlling data reading process of memory module | |
US20070195615A1 (en) | Method and circuit for real-time calibrating data control signal and data signal | |
US11978497B2 (en) | DDR SDRAM signal calibration device and method | |
US8344775B2 (en) | Clock delay correcting device and semiconductor device having the same | |
JP2020046800A (en) | Semiconductor device | |
US7493533B2 (en) | Delay detecting apparatus of delay element in semiconductor device and method thereof | |
JP2021047562A (en) | Semiconductor integrated circuit, transmitter, and memory system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: REALTEK SEMICONDUCTOR CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YU, CHUN-CHI;CHOU, GERCHIH;CHANG, CHIH-WEI;AND OTHERS;REEL/FRAME:047382/0038 Effective date: 20180912 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |