US20200118993A1 - Semiconductor package and method of manufacturing the semiconductor package - Google Patents

Semiconductor package and method of manufacturing the semiconductor package Download PDF

Info

Publication number
US20200118993A1
US20200118993A1 US16/709,001 US201916709001A US2020118993A1 US 20200118993 A1 US20200118993 A1 US 20200118993A1 US 201916709001 A US201916709001 A US 201916709001A US 2020118993 A1 US2020118993 A1 US 2020118993A1
Authority
US
United States
Prior art keywords
redistribution
semiconductor chip
semiconductor
pads
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US16/709,001
Inventor
Tae-Ho Kang
Bo-Seong Kim
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Priority to US16/709,001 priority Critical patent/US20200118993A1/en
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KANG, TAE-HO, KIM, BO-SEONG
Publication of US20200118993A1 publication Critical patent/US20200118993A1/en
Priority to US17/376,865 priority patent/US11901348B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Geometry or layout of the interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4857—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/25—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of a plurality of high density interconnect connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/43—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0237—Disposition of the redistribution layers
    • H01L2224/02379—Fan-out arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/2401—Structure
    • H01L2224/2402—Laminated, e.g. MCM-L type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24101—Connecting bonding areas at the same height
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/24137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/25—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of a plurality of high density interconnect connectors
    • H01L2224/251—Disposition
    • H01L2224/2512—Layout
    • H01L2224/25171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H01L2224/48147—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked with an intermediate bond, e.g. continuous wire daisy chain
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73215—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73267—Layer and HDI connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73277—Wire and HDI connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909—Post-treatment of the connector or wire bonding area
    • H01L2224/8592—Applying permanent coating, e.g. protective coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06506—Wire or wire-like electrical connections between devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/0651—Wire or wire-like electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06562—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
    • H01L23/24—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1431—Logic devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1434—Memory
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18165—Exposing the passive side of the semiconductor or solid-state body of a wire bonded chip
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19042—Component type being an inductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19102—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
    • H01L2924/19103—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device interposed between the semiconductor or solid-state device and the die mounting substrate, i.e. chip-on-passive
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate

Definitions

  • Example embodiments relate to semiconductor packages and/or methods of manufacturing the semiconductor package. More particularly, example embodiments relate to fan out wafer level packages (FOWLP) and/or methods of manufacturing the semiconductor packages.
  • FOWLP fan out wafer level packages
  • a fan out type wafer level package may include a mold layer surrounding sidewalls and a bottom surface of a semiconductor chip and a redistribution wiring layer formed on the semiconductor chip.
  • a redistribution wiring process in wafer level may be performed on a flip chip bump exposed from the mold layer to form the redistribution wiring layer.
  • the semiconductor chip has a bonding wiring structure, it may be difficult to perform the redistribution wiring process in wafer level.
  • Some example embodiments provide fan out wafer level packages including a bonding wiring structure.
  • Some example embodiments provide methods of manufacturing a fan out wafer level package.
  • a semiconductor package includes a mold substrate, at least one first semiconductor chip in the mold substrate, the at least one first semiconductor chip including chip pads, wiring bonding pads at a first surface of the mold substrate, the wiring bonding pads connected to the chip pads by bonding wires, and a redistribution wiring layer covering the first surface of the mold substrate, the distribution wiring layer including redistribution wirings, the redistribution wirings connected to the wiring bonding pads.
  • a method of manufacturing includes forming wiring bonding pads on a dummy substrate, stacking at least one first semiconductor chip on the dummy substrate, forming bonding wires to connect first chip pads of the first semiconductor chip and the wiring bonding pads to each other, cover the first semiconductor chip on the dummy substrate with a molding member to form a mold substrate, removing the dummy substrate from the mold substrate such that the wiring bonding pads are exposed from a first surface of the mold substrate, and forming a redistribution wiring layer on the first surface of the mold substrate, the redistribution wiring layer including redistribution wirings electrically connected to the wiring bonding pads.
  • a method of manufacturing a semiconductor package includes forming relay bonding pads on a dummy substrate, stacking at least one first semiconductor chip on the dummy substrate, forming conductive connection members to connect chip pads of the first semiconductor chip with the relay bonding pads, covering the first semiconductor chip on the dummy substrate with a molding member to form a mold substrate on the dummy substrate, removing the dummy substrate from the mold substrate such that the relay bonding pads are exposed from a first surface of the mold substrate, and forming a redistribution wiring layer on the first surface of the mold substrate, the redistribution wiring layer including redistribution wirings electrically connected to the relay bonding pads.
  • a method of manufacturing a semiconductor package includes forming relay bonding pads on a dummy substrate, stacking at least one first semiconductor chip on the dummy substrate, forming conductive connection members to connect chip pads of the first semiconductor chip with the relay bonding pads, covering the first semiconductor chip on the dummy substrate with a molding member to form a mold substrate on the dummy substrate, removing the dummy substrate from the mold substrate such that the relay bonding pads are exposed from a first surface of the mold substrate, and forming a redistribution wiring layer on the first surface of the mold substrate, the redistribution wiring layer including redistribution wirings electrically connected to the relay bonding pads.
  • a semiconductor package includes a first semiconductor chip having a bonding wiring structure in a mold substrate, wiring bonding pads formed in a first surface of the mold substrate and bonded to end portions of bonding wires electrically connected to the first semiconductor chip, and a fan out type redistribution wiring layer formed on the first surface of the mold substrate by a redistribution wiring process.
  • a first redistribution wiring of the redistribution wiring layer may be bonded to the wiring bonding pad exposed from the first surface of the mold substrate.
  • a semiconductor package includes a redistribution wiring layer including redistribution wirings and fan out type landing pads connected to the redistribution wirings, at least one first semiconductor chip on the redistribution wiring layer, the at least one first semiconductor chip including a first surface having first chip pads thereon and a second surface facing the redistribution wiring layer, wiring bonding pads at a first surface of the redistribution wiring layer, the wire bonding pads connected to corresponding ones of the redistribution wirings, and bonding wires connecting the first chip pads with wiring bonding pads such that the first chip pads are connected to corresponding ones of the fan out type landing pads on a second surface of the redistribution wiring layer, the second surface of the redistribution wiring layer being opposite to the first surface of the redistribution wiring layer.
  • the wiring bonding pads may serve as a medium to electrically connect the bonding wires to the redistribution wirings, which are formed by the redistribution wiring process, and provide physical bonding surfaces therebetween.
  • the wiring bonding pads may mount the semiconductor chips, which are incompatible with the fan out type redistribution wiring layer due to the bonding wiring structure, on the redistribution wiring layer, thereby providing the fan out wafer level package.
  • FIGS. 1 to 37 represent non-limiting, example embodiments as described herein.
  • FIG. 1 is a cross-sectional view illustrating a semiconductor package in accordance with an example embodiment.
  • FIGS. 2 to 14 are views illustrating a method of manufacturing a semiconductor package in accordance with an example embodiment.
  • FIGS. 15 to 19 are cross-sectional views illustrating a method of manufacturing a semiconductor package in accordance with an example embodiment.
  • FIG. 20 is a cross-sectional view illustrating a semiconductor package in accordance with an example embodiment.
  • FIGS. 21 to 27 are views illustrating a method of manufacturing a semiconductor package in accordance with an example embodiment.
  • FIG. 28 is a cross-sectional view illustrating a semiconductor package in accordance with an example embodiment.
  • FIGS. 29 to 37 are views illustrating a method of manufacturing a semiconductor package in accordance with an example embodiment.
  • FIG. 1 is a cross-sectional view illustrating a semiconductor package in accordance with an example embodiment.
  • a semiconductor package 1 may include a mold substrate 700 , a first semiconductor chip 200 disposed in the mold substrate 700 , wiring bonding pads 300 formed in a first surface 702 of the mold substrate 700 , and a redistribution wiring layer 100 covering the first surface 702 of the mold substrate 700 and including redistribution wirings connected to the wiring bonding pads 300 .
  • the semiconductor package 1 may further include second semiconductor chips 600 (e.g., 600 a , 600 b , 600 c , and 600 d ) disposed in the mold substrate 700 and wiring bonding pads 310 formed in the first surface of the mold substrate 700 .
  • the semiconductor package 1 may further include a support member 500 disposed in the mold substrate 700 .
  • the semiconductor package 1 may further include outer connection members 800 disposed on the redistribution wiring layer 100 .
  • the semiconductor package 1 may be a fan out wafer level package including the mold substrate 700 and the redistribution wiring layer 100 formed on the first surface 702 of the mold substrate 700 .
  • the redistribution wiring layer 100 may be formed on the first surface 702 of the mold substrate 700 by a redistribution wiring process in wafer level.
  • the first semiconductor chip 200 and the second semiconductor chip 600 electrically connected to the bonding wires 400 and 410 , respectively, may be received in the mold substrate 700 .
  • the wiring bonding pads 300 and 310 connected to end portions of the bonding wires 400 and 410 , respectively, may be formed in the first surface 702 of the mold substrate 700 .
  • the wiring bonding pads 300 and 310 may be exposed from the first surface 702 of the mold substrate 700 , and may be connected to the redistribution wirings of the redistribution wiring layer 100 .
  • first surfaces of the wiring bonding pads 300 and 310 may be connected to the end portion of the bonding wires, respectively, and second surfaces of the wiring bonding pads 300 and 310 opposite to the first surfaces may be exposed from the first surface 702 of the mold surface 700 and may be connected to the redistribution wiring.
  • the second surface of the wiring bonding pads 300 and 310 may be coplanar with the first surface 702 of the mold substrate 700 .
  • the first surface and side surfaces of the wiring bonding pads 300 and 310 may be covered by the mold substrate 700 .
  • the first surface of the wiring bonding pad may be connected to the bonding wire, and the second surface of the wiring bonding pad may be connected to the redistribution wiring. That is, the wiring bonding pad may be a relay bonding pad as a medium structure to provide physical bonding surfaces for connecting the bonding wire and the redistribution wire.
  • the wiring bonding pad may have the same or substantially similar structure to under bump metallurgy (UBM) and perform the same or substantially similar function.
  • UBM under bump metallurgy
  • the wiring bonding pads 300 and 310 may be provided as a conductive pattern, however, it may not limited thereto.
  • the wiring bonding pads 300 and 310 may be provided as a connector including a conductive electrode penetrating an insulation layer, a silicon-based semiconductor layer, etc.
  • the first semiconductor chip 200 may include a plurality of chip pads 202 on its first surface (e.g., an active surface).
  • the first semiconductor chip 200 may be received in the mold substrate 700 such that a second surface of the first semiconductor chip 200 opposite to the first surface faces the redistribution wiring layer 100 .
  • the second surface of the first semiconductor chip 200 may be exposed from the first surface 702 of the mold substrate 700 .
  • the first semiconductor chip 200 may include integrated circuits.
  • the first semiconductor chip 200 may be a logic chip including a logic circuit.
  • the logic chip may be a controller for controlling memory chips. Although only some chip pads are illustrated in the figure, the illustrated structure and arrangement of the chip pads are merely an example, and they are not limited thereto.
  • the support member 500 may function to support a plurality of the second semiconductor chips 600 .
  • the support member 500 may have a height from the redistribution wiring layer 100 , which is the same as that of the first semiconductor chip 200 .
  • a surface of the support member 500 may be exposed from the first surface 702 of the mold substrate 700 .
  • the support member 500 may include a semiconductor substrate, a metal or non-metal plate, a printed circuit board, etc.
  • the support member 500 may include a passive device therein.
  • the support member 500 may include a capacitor, a resistor, an inductor, etc.
  • the support member 500 may provide functions such as decoupling, filtering, resonance damping and/or voltage control. Although it is not illustrated in the figure, the support member 500 may be electrically connected to some of the redistribution wirings.
  • a plurality of the second semiconductor chips 600 may be disposed on the first semiconductor chip 200 and the support member 500 .
  • the second semiconductor chips 600 a , 600 b , 600 c , and 600 d may include a plurality of chip pads 602 a , 602 b , 602 c and 602 d , respectively, on their respective first surfaces (e.g., active surfaces).
  • the second semiconductor chip 600 may be received in the mold substrate 700 such that a second surface of the second semiconductor chip 600 opposite to the first surface faces the redistribution wiring layer 100 .
  • the second semiconductor chips 600 may include memory chips.
  • the memory chip may include various types of memory circuits, for example, DRAM, SRAM, flash PRAM, ReRAM, FeRAM or MRAM.
  • the number, the size, the arrangement, etc., of the second semiconductor chips may be variously modified.
  • the wiring bonding pad 300 may be formed in the first surface 702 of the mold substrate 700 and may be connected to the end portions of the bonding wires 400 . Accordingly, the wiring bonding pads 300 may be electrically connected to the chip pad 202 of the first semiconductor chip 200 by the bonding wires 400 .
  • the redistribution wirings of the redistribution wiring layer 100 may make contact with the second surfaces of the wiring bonding pads 300 , 310 exposed from the first surface 702 of the mold substrate 700 .
  • the redistribution wiring layer 100 may include a first insulation layer 110 formed on the first surface 702 of the mold substrate 700 , first openings exposing the wiring bonding pads 300 and 310 , and first redistribution wirings 112 formed on the first insulation layer 110 . At least portions of the first redistribution wirings 112 may directly contact the wiring bonding pads 300 , 310 through the first opening.
  • the redistribution wiring layer 100 may include a second insulation layer 120 formed on the first insulation layer 120 , second openings exposing the first redistribution wirings 112 , and second redistribution wirings 122 formed on the second insulation layer 120 . At least a portion of the second redistribution wiring 122 may directly contact the first redistribution wiring 112 through the second opening.
  • the redistribution wiring layer 100 may include a third insulation layer 130 formed on the second insulation layer 120 , third openings exposing the second redistribution wirings 122 , and third redistribution wirings 132 formed on the third insulation layer 130 . At least a portion of the third redistribution wiring 132 may directly contact the second redistribution wiring 122 through the third opening.
  • the redistribution wiring layer 100 may include a fourth insulation layer 140 formed on the third insulation layer 130 , fourth openings exposing the third redistribution wirings 132 , and fourth redistribution wirings 142 formed on the fourth insulation layer 140 . At least a portion of the fourth redistribution wiring 142 may directly contact the third redistribution wiring 132 through the fourth opening.
  • the redistribution wiring layer 100 may include a fifth insulation layer 150 formed on the fourth insulation layer 140 , fifth openings exposing the fourth redistribution wirings 142 .
  • the redistribution wiring layer 100 may include fan out type solder ball landing pads which are formed on the mold substrate 700 and correspond to each die of a wafer by performing semiconductor manufacturing processes.
  • Outer connection members 800 may be disposed on portions of the fourth redistribution wirings 142 exposed through the fifth openings.
  • the outer connection member 800 may include a solder ball.
  • the portion of the fourth redistribution wirings 142 may serve as a solder ball landing pad (e.g., a package pad).
  • the semiconductor package 1 as the fan out wafer level package may include the first semiconductor chip 200 and a plurality of second semiconductor chips 600 having bonding wiring connections in the mold substrate 700 , the wiring bonding pads 300 and 310 formed in the first surface 702 of the mold substrate 700 and bonded to the end portions of the bonding wires 400 and 410 electrically connected to the first and second semiconductor chips, respectively, and the fan out type redistribution wiring layer 100 formed on the first surface 702 of the mold substrate 700 by a redistribution wiring process.
  • the first redistribution wiring 112 of the redistribution wiring layer 100 may be bonded to the wiring bonding pads 300 , 310 exposed from the first surface 702 of the mold substrate 700 .
  • the wiring bonding pads 300 and 310 may serve as a medium to electrically connect the bonding wires to redistribution wirings formed by the redistribution wiring process and provide physical bonding surfaces therebetween.
  • the wiring bonding pads may mount the semiconductor chips, which are incompatible with or are difficult to be compatible with the fan out type redistribution wiring layer due to the bonding wiring structure, on the redistribution wiring layer, thereby providing the fan out wafer level package.
  • FIGS. 2 to 14 are views illustrating a method of manufacturing a semiconductor package in accordance with an example embodiment.
  • FIGS. 2, 3, 4, 6, 9, 11, 12, 13 and 14 are cross-sectional views illustrating the method of manufacturing a semiconductor package.
  • FIG. 5 is a plan view of FIG. 4 .
  • FIG. 7 is a plan view of FIG. 6 .
  • FIG. 10 is a plan view of FIG. 9 .
  • a separating layer 20 may be formed on a dummy substrate 10 .
  • the dummy substrate 10 may be used as a base substrate on which a plurality of semiconductor chips are stacked and then molded.
  • the dummy substrate 10 may have a size corresponding to a wafer.
  • the dummy substrate 10 may include a silicon substrate, a glass substrate, a metal or non-metal plate, etc.
  • the separating layer 20 may include a polymer tape that serves as a temporary adhesive.
  • the separating layer 20 may include a material that loses its adhesive strength, for example, when irradiated with light or heated.
  • the separating layer 20 may include a dual cure silicon adhesive that is cross-linkable by irradiation of ultraviolet ray or visible light.
  • a plurality of relay bonding pads 300 and 310 may be formed on the separating layer 20 .
  • the relay bonding pads 300 and 310 may include metal patterns spaced apart from each other.
  • the metal patterns may be formed by, for example, a sputtering process, a plating process, and a patterning process.
  • the metal pattern may be adhered on the separating layer 20 in a desired (or alternatively, predetermined) position.
  • the relay bonding pads 300 and 310 may include a metal (e.g., gold (Au), copper (Cu), or aluminum (Al)), or a metal alloy, (e.g., nickel/gold (Ni/Au), or tin/copper (Sn/Cu)).
  • the relay bonding pads 300 and 310 may be used as wiring bonding pads bonded to bonding wires.
  • the relay bonding pad 300 may be a metal bonding part to be bonded to the bonding wire for electrical connection to a first semiconductor chip which will be stacked later.
  • the relay bonding pad 310 may be a metal bonding part to be bonded to the bonding wire for electrical connection to a second semiconductor chip will be stacked later.
  • chip pads 202 of the first semiconductor chip 200 may be connected to the relay bonding pads 300 by conductive connection members 400 .
  • a support member 500 may be disposed adjacent to the first semiconductor chip 200 on the separating layer 20 .
  • the first semiconductor chip 200 may include a plurality of the chip pads 202 on a first surface (e.g., an active surface).
  • the first semiconductor chip 200 may be arranged on the dummy substrate 10 such that a second surface of the first semiconductor chip 200 opposite to the first surface faces the dummy substrate 10 .
  • the conductive connection members 400 may be bonding wires.
  • the relay bonding pads 300 may be wiring bonding pads.
  • a wiring bonding process may be performed to electrically connect the chip pads 202 of the first semiconductor chip 200 and the wiring bonding pads 300 to each other with the bonding wires 400 .
  • end portions of the bonding wires 400 may be bonded to first surfaces of the wiring bonding pads 300 , respectively.
  • the first semiconductor chip 200 may include integrated circuits.
  • the first semiconductor chip 200 may be a logic chip including a logic circuit.
  • the logic chip may be a controller for controlling memory chips.
  • the structure and arrangement of the chip pads illustrated in the figure are merely an example, and they are not limited thereto.
  • the support member 500 may support a plurality of semiconductor chips stacked thereon, as described later.
  • the support member 500 may have a height from the separating layer 20 the same as that of the first semiconductor chip 200 . Accordingly, an upper surface of the support member 500 may be coplanar with the first surface of the first semiconductor chip 200 .
  • the support member 500 may include a semiconductor substrate, a metal or non-metal plate, a printed circuit board, etc.
  • the support member 500 may include a passive device therein.
  • the support member 500 may include a capacitor, a resistor, an inductor, etc.
  • the support member 500 may provide functions such as decoupling, filtering, resonance damping and/or voltage control. Although it is not illustrated in the figures, the support member 500 may be electrically connected to some of redistribution wirings.
  • the support member 500 , chip pads 602 a , 602 b , 602 c , and 602 d of the respective second semiconductor chips 600 a , 600 b , 600 c , and 600 d may be electrically connected to the relay bonding pads 310 by conductive connection members 410 .
  • the second semiconductor chips 600 a , 600 b , 600 c and 600 d may include a plurality of the chip pads 602 a , 602 b , 602 c and 602 d on their respective first surfaces (e.g., active surfaces).
  • the second semiconductor chips 600 may be arranged on the dummy substrate 10 such that a second surface of the second semiconductor chip 600 opposite to the first surface faces the dummy substrate 10 .
  • a plurality of second semiconductor chips 600 a , 600 b , 600 c and 600 d may be stacked sequentially by adhesive layers 610 .
  • the second semiconductor chips 600 a , 600 b , 600 c and 600 d may be staked in a cascade structure.
  • the second semiconductor chips may be offset to each other.
  • An area of the second semiconductor chip is greater than an area of the first semiconductor chip or the support member when viewed in a plan view.
  • the conductive connection members 410 may be bonding wires.
  • the relay bonding pads 310 may be wiring bonding pads.
  • a wiring bonding process may be performed to electrically connect the chip pads 602 a , 602 b , 602 c and 602 d of the second semiconductor chips 600 and the wiring bonding pads 310 to each other with the bonding wires 410 .
  • end portions of the bonding wires 410 may be bonded to first surfaces of the wiring bonding pads 310 .
  • the second semiconductor chips 600 may include memory chips.
  • the memory chip may include various types of memory circuits, for example, DRAM, SRAM, flash PRAM, ReRAM, FeRAM or MRAM.
  • the number, the size, the arrangement, etc., of the second semiconductor chips may be variously changed.
  • a mold substrate 700 may be formed on the dummy substrate 10 to cover the first semiconductor chip 200 and the second semiconductor chips 600 .
  • a molding member may be formed on the separating layer 20 by a molding process, to form the mold substrate 700 to cover the first semiconductor chip 200 , the support member 500 and the second semiconductor chips 600 .
  • the mold substrate 700 may include an epoxy molding compound.
  • the structure including the mold substrate 700 formed therein in FIG. 8 may be reversed, and then, the dummy substrate 10 and the separating layer 20 may be removed from the mold substrate 700 .
  • the separating layer 20 may be irradiated with light or may be heated to remove the dummy substrate 10 from the mold substrate 700 .
  • the relay bonding pads 300 and 310 may be exposed from a first surface 702 of the mold substrate 700 .
  • the second surface of the first semiconductor chip and a bottom surface of the support substrate 500 may be exposed from the first surface 702 of the mold substrate 700 .
  • the wiring bonding pads 300 and 310 may be formed in the first surface 702 of the mold substrate 700 .
  • the wiring bonding pads 300 may be connected to end portions of the bonding wires 400 which are connected to the chip pad 202 of the first semiconductor chip 200 .
  • the wiring bonding pad 310 may be connected to end portions of the bonding wire 410 which are connected to the chip pad of the second semiconductor chip 600 .
  • Second surfaces of the wiring bonding pads 300 , 310 opposite to the first surfaces of the wiring bonding pads 300 and 310 to which the end portions of the bonding wires 400 and 410 are bonded, respectively, may be exposed from the first surface 702 of the mold substrate 700 .
  • a first insulation layer 110 having first openings 111 exposing the wiring bonding pads 300 and 310 may be formed on the first surface 702 of the mold substrate 700 .
  • the first insulation layer 110 may be patterned to define first openings 111 that expose the wiring bonding pads 300 , 310 respectively.
  • the first insulation layer 110 may include polymer, a dielectric material, etc.
  • the first insulation layer 110 may be formed by a vapor deposition process, a spin coating process, etc.
  • first redistribution wirings 112 may be formed on the first insulation layer 110 to make contact with the wiring bonding pads 300 and 310 through the first openings 111 .
  • the first redistribution wirings 112 may be formed on the first insulation layer 110 and on the respective wiring bonding pads 300 and 310 , respectively.
  • the first redistribution wirings 112 may be formed by forming a seed layer on at least a portion of the first insulation layer 110 and on the first openings 111 , pattering the seed layer, and performing an electroplating process.
  • the first redistribution wirings 112 may make contact with the wiring bonding pads 300 and 310 through the first openings 111 , respectively.
  • processes the same as or substantially similar to the processes described with reference to FIGS. 11 and 12 may be repeatedly performed to form a redistribution wiring layer 100 on the first surface 702 of the mold substrate 700 , and then, outer connection members 800 may be formed on the redistribution wiring layer 100 .
  • a second insulation layer 120 and second redistribution wirings 122 may be formed on the first insulation layer 110 and the first redistribution wirings 112 .
  • the second insulation layer 120 may have openings, which expose the first redistribution wirings 112 on the first insulation layer 110 , respectively.
  • the second redistribution wirings 122 may be formed on the second insulation layer 120 and on the respective first redistribution wirings 112 .
  • a third insulation layer 130 and third redistribution wirings 132 may be formed on the second insulation layer 120 and the second redistribution wirings 122 .
  • the third insulation layer 130 may have openings, which expose the second redistribution wirings 122 on the second insulation layer 120 , respectively.
  • the third redistribution wirings 132 may be formed on the third insulation layer 130 and on the respective second redistribution wirings 122 .
  • a fourth insulation layer 140 and fourth redistribution wirings 142 may be formed on the third insulation layer 130 and the third redistribution wiring 132 .
  • the fourth insulation layer 140 may have openings, which expose the third redistribution wirings 132 on the third insulation layer 130 , respectively.
  • the fourth redistribution wirings 142 may be formed the fourth insulation layer 140 on the respective third redistribution wirings 132 .
  • the redistribution wiring layer 100 which includes redistribution wirings electrically connected to the wiring bonding pads 300 and 310 that function as the relay bonding pads, may be formed on the first surface 702 of the mold substrate 700 .
  • the number and the arrangement of the insulation layers included in the redistribution wiring layer in the figures are merely an example, and they may be variously modified.
  • the outer connection members 800 electrically connected to the redistribution wirings may be formed on the redistribution wiring layer 100 .
  • a solder ball as the outer connection member may be disposed on at least some of the fourth redistribution wirings 142 .
  • the portion of the fourth redistribution wirings 142 may serve as a landing pad (e.g., a package pad).
  • the redistribution wiring layer 100 may be formed to include fan out type solder ball landing pads, which are formed on the mold substrate 700 , and correspond to each die of a wafer by performing semiconductor manufacturing processes.
  • a sawing process may be performed on the mold substrate 700 to form an individual fan out wafer level package, which include the mold substrate 700 having the wiring bonding pads 300 and 310 , and the redistribution wiring layer 100 on the mold substrate 700 .
  • FIGS. 15 and 16 are cross-sectional views illustrating a method of manufacturing a semiconductor package in accordance with an example embodiment.
  • the method may be substantially the same as or substantially similar to the method described with reference to FIGS. 2 to 14 except for steps of forming relay bonding pads.
  • same reference numerals will be used to refer to the same or like elements and any further repetitive explanation concerning the above elements will be omitted.
  • a metal pattern layer 30 having a plurality of protrusions 32 and 34 may be formed on the first separating layer 20 .
  • a second separating layer 40 may be formed on the metal pattern layer 30 .
  • the metal pattern layer 30 may be formed by, for example, a plating process, a deposition process and a patterning process, to be adhered on the first separating layer 20 .
  • the metal pattern layer 30 may have the protrusions 32 and 34 for forming a relay bonding pad portion.
  • the metal pattern layer 30 may include a single metal layer or a plurality of metal layers.
  • the metal pattern layer 30 may include a metal (e.g., gold (Au), copper (Cu), or aluminum (Al)), or a metal alloy (e.g., nickel/gold (Ni/Au), or tin/copper (Sn/Cu)).
  • the second separating layer 40 may be formed on the metal pattern layer 30 , and may have openings exposing the protrusions 32 and 34 respectively.
  • the first and second separating layer 20 and 40 may include a polymer tape for serving as a temporary adhesive.
  • chip pads 202 of the first semiconductor chip 200 may be connected to the protrusions 32 of the metal pattern layer 30 by conductive connection members 400 .
  • a support member 500 may be disposed adjacent to the first semiconductor chip 200 on the second separating layer 40 .
  • the first semiconductor chip 200 may include a plurality of the chip pads 202 on a first surface.
  • the first semiconductor chip 200 may be arranged on the dummy substrate 10 such that a second surface of the first semiconductor chip 200 opposite to the first surface faces the dummy substrate 10 .
  • the conductive connection members 400 may be bonding wires.
  • a wiring bonding process may be performed to electrically connect the chip pads 202 of the first semiconductor chip 200 and the protrusions 32 of the metal pattern layer 30 to each other with the bonding wires 400 .
  • end portions of the bonding wires 400 may be bonded to first surfaces of the protrusions 32 of the metal pattern layer 30 .
  • chip pads 602 a , 602 b , 602 c , 602 d of the respective second semiconductor chip 600 a , 600 b , 600 c , and 600 d may be electrically connected to respective groups of the protrusions 34 of the metal pattern layer 30 by conductive connection members 410 .
  • the second semiconductor chips 600 a , 600 b , 600 c and 600 d may include a plurality of the chip pads 602 a , 602 b , 602 c and 602 d on a first surface.
  • the second semiconductor chips 600 may be arranged on the dummy substrate 10 such that second surfaces of the respective second semiconductor chips 600 a , 600 b , 600 c , and 600 d opposite to the first surface face the dummy substrate 10 .
  • the conductive connection members 410 may be bonding wires.
  • a wiring bonding process may be performed to electrically connect the chip pads 602 a , 602 b , 602 c and 602 d of the respective second semiconductor chips 600 a , 600 b , 600 c , and 600 d and the respective groups of the protrusions 34 of the metal pattern layer 30 to each other with the bonding wires 410 .
  • end portions of the bonding wire may be bonded to first surfaces of the protrusion 34 of the metal pattern layer 30 .
  • a mold substrate 700 may be formed on the dummy substrate 10 to cover the first semiconductor chip 200 and the second semiconductor chips 600 .
  • the structure including the mold substrate 700 formed therein in FIG. 16 may be reversed, and the dummy substrate 10 and the first separating layer 20 may be removed from the mold substrate 700 . Then, the metal pattern layer 30 and the second separating layer 40 may be removed from the mold substrate 700 such that the protrusions 32 and 34 remain in the mold substrate 700 .
  • the first separating layer 20 may be irradiated with light or may be heated to remove the dummy substrate 10 from the mold substrate 700 . As the dummy substrate 10 is removed, the metal pattern layer 30 may be exposed.
  • portion of the metal pattern layer 30 is etched such that the protrusions remain, and the second separating layer 40 may be removed from the mold substrate 700 .
  • the remaining protrusions may be used as relay bonding pads 300 and 310 respectively. Accordingly, the relay bonding pads 300 and 310 may be exposed from a first surface 702 of the mold substrate 700 .
  • the second separating layer 40 may be peeled off to remove the metal pattern layer 30 on the second separating layer 40 while leaving the protrusions.
  • the metal pattern layer 30 may have a relatively small thickness such that only the protrusions 32 and 34 remain when the second separating layer 40 is peeled off.
  • a redistribution wiring layer 100 including redistribution wirings 112 , 122 , 132 , and 142 electrically connected to the relay bonding pads 300 or 310 may be formed on the first surface 702 of the mold substrate 700 , and then, an outer connection members 800 may be formed on the redistribution wiring layer 100 to be electrically connected to the redistribution wirings.
  • a sawing process may be performed on the mold substrate 700 to form an individual fan out wafer level package, which includes the mold substrate 700 having the relay bonding pads 300 and 310 , and the redistribution wiring layer 100 on the mold substrate 700 .
  • FIG. 20 is a cross-sectional view illustrating a semiconductor package in accordance with an example embodiment.
  • the semiconductor package may be substantially the same as or substantially similar to the semiconductor package as described with reference to FIG. 1 , except for an addition of a semiconductor chip including at least one chip pad directly connected to a redistribution wiring.
  • same reference numerals will be used to refer to the same or like elements and any further repetitive explanation concerning the above elements will be omitted.
  • a semiconductor package 2 may include a mold substrate 700 , a first semiconductor chip 200 , a second semiconductor chip 220 , and a plurality of third semiconductor chips 600 disposed in the mold substrate 700 , wiring bonding pads 300 and 310 formed in a first surface 702 of the mold substrate 700 , and a redistribution wiring layer 100 covering the first surface 702 of the mold substrate 700 and including redistribution wirings connected to the wiring bonding pads 300 or 310 .
  • the semiconductor package 2 may further include outer connection members 800 disposed on the redistribution wiring layer 100 .
  • the first semiconductor chip 200 may include a plurality of chip pads 202 on a first surface.
  • the first semiconductor chip 200 may be received in the mold substrate 700 such that a second surface of the first semiconductor chip 200 opposite to the first surface faces the redistribution wiring layer 100 .
  • the second surface of the first semiconductor chip 200 may be exposed from the first surface 702 of the mold substrate 700 .
  • the second semiconductor chip 220 may include a plurality of chip pads 222 on a first surface.
  • the second semiconductor chip 220 may be received in the mold substrate 700 such that the first surface of the second semiconductor chip 220 faces the redistribution wiring layer 100 .
  • the first surface of the second semiconductor chip 222 and the chip pads 222 may be exposed from the first surface 702 of the mold substrate 700 .
  • the second semiconductor chip 220 may have a height from the redistribution wiring layer 100 the same as that of the first semiconductor chip 200 .
  • a plurality of the third semiconductor chips 600 may be disposed on the first semiconductor chip 200 and the second semiconductor chip 220 .
  • the third semiconductor chips 600 a , 600 b , 600 c , and 600 d may include a plurality of chip pads 602 a , 602 b , 602 c and 602 d on their respective first surfaces.
  • the third semiconductor chips 600 may be received in the mold substrate 700 such that a second surface of the second semiconductor chip 600 opposite to the first surface faces the redistribution wiring layer 100 .
  • the second semiconductor chip 220 may be a logic chip including a logic circuit.
  • the first semiconductor chip 200 and the third semiconductor chips 600 may be memory chips including memory circuit.
  • the number, the size, the arrangement, etc., of the first to third semiconductor chips may not be limited thereto.
  • the wiring bonding pads 300 may be formed in the first surface 702 of the mold substrate 700 and may be connected to end portions of the bonding wires 400 , respectively. Accordingly, the wiring bonding pads 300 may be electrically connected to the chip pads 202 of the first semiconductor chip 200 , respectively, by the bonding wires 400 .
  • the wiring bonding pads 310 may be formed in the first surface 702 of the mold substrate 700 and may be connected to end portions of the bonding wires 410 , respectively. Accordingly, the wiring bonding pads 310 may be electrically connected to the chip pads 602 a , 602 b , 602 c , and 602 d of the third semiconductor chips 600 , respectively, by the bonding wires 410 .
  • the redistribution wirings of the redistribution wiring layer 100 may make contact with the wiring bonding pads 300 or 310 , and the chip pads 222 of the second semiconductor chip exposed from the first surface 702 of the mold substrate 700 .
  • the redistribution wiring layer 100 may include a first insulation layer 110 formed on the first surface 702 of the mold substrate 700 , first openings exposing the wiring bonding pads 300 and 310 , and first redistribution wirings 112 formed on the first insulation layer 110 and electrically connected to the chip pads 222 of the second semiconductor chip 220 . At least portions of the first redistribution wirings 112 may directly contact the wiring bonding pads 300 and 310 and the chip pad 222 of the second semiconductor chip 220 , respectively, through the first openings.
  • the redistribution wiring layer 100 may further include second, third, fourth, and fifth insulation layers 120 , 130 , 140 and 150 , and second, third, and fourth redistribution wirings 122 , 132 , and 142 sequentially formed on the first insulation layer 110 .
  • Outer connection members 800 may be disposed on at least portions of the fourth redistribution wirings 142 .
  • the outer connection member 800 may include a solder ball.
  • FIGS. 21 to 27 are views illustrating a method of manufacturing a semiconductor package in accordance with an example embodiment.
  • FIGS. 21, 22, 23, 25, 26 and 27 are cross-sectional views illustrating the method of manufacturing a semiconductor package.
  • FIG. 24 is a plan view of FIG. 23 .
  • a plurality of relay bonding pads 300 , 310 and a first semiconductor chip 200 may be arranged on a separating layer 20 on a dummy substrate 10 , and then, chip pads 202 of the first semiconductor chip 200 may be connected to the relay bonding pads 300 , respectively, by conductive connection members 400 . Then, a second semiconductor chip 220 may be arranged adjacent to the first semiconductor chip 200 on the separating layer 20 .
  • the first semiconductor chip 200 may include a plurality of the chip pads 202 on a first surface (e.g., an active surface).
  • the first semiconductor chip 200 may be arranged on the dummy substrate 10 such that a second surface of the first semiconductor chip 200 opposite to the first surface faces the dummy substrate 10 .
  • the conductive connection members 400 may be bonding wires.
  • the relay bonding pads 300 may be wiring bonding pads.
  • a wiring bonding process may be performed to electrically connect the chip pads 202 of the first semiconductor chip 200 and the wiring bonding pads 300 to each other with the bonding wires 400 , respectively.
  • end portions of the bonding wires 400 may be bonded to first surfaces of the wiring bonding pads 300 .
  • the second semiconductor chip 220 may include a plurality of the chip pads 222 on a first surface (e.g., an active surface).
  • the second semiconductor chip 220 may be arranged on the dummy substrate 10 such that the first surface of the second semiconductor chip 220 faces the dummy substrate 10 .
  • the first semiconductor chip 200 may be a memory chip including a memory circuit
  • the second semiconductor chip 220 may be a logic chip including a logic circuit
  • the logic chip may be a controller for controlling the memory chip.
  • chip pads 602 a , 602 b , 602 c , 602 d of the third semiconductor chips 600 may be electrically connected to the relay bonding pads 310 , respectively, by conductive connection members 410 .
  • a mold substrate 700 may be formed on the dummy substrate 10 to cover the first semiconductor chip 200 , the second semiconductor chip 220 and the third semiconductor chips 600 .
  • the third semiconductor chips 600 a , 600 b , 600 c and 600 d may include a plurality of the chip pads 602 a , 602 b , 602 c and 602 d on respective first surfaces, (e.g., respective active surfaces).
  • the third semiconductor chips 600 may be arranged on the dummy substrate 10 such that a second surface of the third semiconductor chip 600 opposite to the first surface faces the dummy substrate 10 .
  • the conductive connection members 410 may be bonding wires.
  • the relay bonding pads 310 may be wiring bonding pads.
  • a wiring bonding process may be performed to electrically connect the chip pads 602 a , 602 b , 602 c , and 602 d of the third semiconductor chips 600 and the wiring bonding pads 310 to each other with the bonding wires 410 .
  • end portions of the bonding wires 410 may be bonded to first surfaces of the wiring bonding pads 310 .
  • the structure including the mold substrate 700 formed in FIG. 22 may be reversed, and then, the dummy substrate 10 and the separating layer 20 may be removed from the mold substrate 700 .
  • the separating layer 20 may be irradiated with light or may be heated to remove the dummy substrate 10 from the mold substrate 700 .
  • the relay bonding pads 300 and 310 and the chip pads 222 of the second semiconductor chip 220 may be exposed from the first surface 702 of the mold substrate 700 .
  • the second surface of the first semiconductor chip and the first surface of the second semiconductor chip 220 may be exposed from the first surface 702 of the mold substrate 700 .
  • a first insulation layer 110 having first openings 111 which expose the wiring bonding pads 300 and 310 and the chip pads 222 of the second semiconductor chip 220 , respectively may be formed on the first surface 702 of the mold substrate 700 .
  • the first insulation layer 110 may be patterned to form the first openings 111 to expose the wiring bonding pads 300 , 310 and the chip pads 222 of the second semiconductor chip 220 , respectively.
  • the first insulation layer 110 may include polymer, a dielectric material, etc.
  • the first insulation layer 110 may be formed by a vapor deposition process, a spin coating process, etc.
  • first redistribution wirings 112 may be formed on the first insulation layer 110 to make contact with the wiring bonding pads 300 and 310 and the chip pads 222 of the second semiconductor chip 220 through the first openings 111 , respectively.
  • the first redistribution wirings 112 may be formed on a portion of the first insulation layer 110 , the wiring bonding pads 300 and 310 , and the chip pads 222 of the second semiconductor chip 220 .
  • the first redistribution wirings 112 may be formed by forming a seed layer on at least a portion of the first insulation layer 110 and on the first openings 111 , pattering the seed layer, and performing an electroplating process.
  • the first redistribution wirings 112 may make contact with the wiring bonding pads 300 and 310 and the chip pads 222 of the second semiconductor chip 220 through the first openings 111 , respectively.
  • processes the same as or substantially similar to the processes described with reference to FIGS. 25 and 26 may be repeatedly performed to form a redistribution wiring layer 100 on the first surface 702 of the mold substrate 700 , and then, outer connection members 800 may be formed on the redistribution wiring layer 100 .
  • the redistribution wiring layer 100 including redistribution wirings, which are electrically connected to the wiring bonding pads 300 and 310 as relay bonding pads and the chip pads 222 of the second semiconductor chip 220 , respectively, may be formed on the first surface 702 of the mold substrate 700 .
  • the redistribution wiring layer 100 may be formed to include fan out type solder ball landing pads which are formed on the mold substrate 700 , and correspond to each die of a wafer by performing semiconductor manufacturing processes.
  • the outer connection members 800 may be formed on the redistribution wiring layer 100 to be electrically connected to the redistribution wirings.
  • a sawing process may be performed to divide the mold substrate 700 individually to complete a fan out wafer level package including the mold substrate 700 having the wiring bonding pads 300 and 310 , and the redistribution wiring layer 100 on the mold substrate 700 .
  • FIG. 28 is a cross-sectional view illustrating a semiconductor package in accordance with an example embodiment.
  • the semiconductor package may be substantially the same as or substantially similar to the semiconductor package as described with reference to FIG. 1 , except for an addition of a semiconductor chip mounted in a flip chip bonding manner.
  • same reference numerals will be used to refer to the same or like elements and any further repetitive explanation concerning the above elements will be omitted.
  • a semiconductor package 3 may include a mold substrate 700 , a first semiconductor chip 240 and a plurality of second semiconductor chips 600 disposed in the mold substrate 700 , wiring bonding pads 310 formed in a first surface 702 of the mold substrate 700 , bump bonding pads 320 in the first surface 702 of the mold substrate 700 , and a redistribution wiring layer 100 covering the first surface 702 of the mold substrate 700 and including redistribution wirings connected to the wiring bonding pads 310 .
  • the semiconductor package 3 may further include a support member 500 disposed in the redistribution wiring layer 100 .
  • the semiconductor package 3 may further include outer connection members 800 disposed on the redistribution wiring layer 100 .
  • the first semiconductor chip 240 may include a plurality of chip pads 242 on a first surface.
  • the first semiconductor chip 240 may be received in the mold substrate 700 such that the first surface of the first semiconductor chip 240 faces the redistribution wiring layer 100 .
  • the first semiconductor chip 240 may mounted in a flip chip bonding manner in the mold substrate 700 .
  • Conductive bumps 420 may be disposed on the chip pads 242 , and the conductive bumps 420 may be disposed on the bump bonding pads 320 .
  • the bump bonding pads 320 may be exposed from the first surface 702 of the mold substrate 700 .
  • the support member 500 may function to support a plurality of the second semiconductor chips 600 .
  • the support member 500 may have a height from the redistribution wiring layer 100 the same as that of the first semiconductor chip 240 .
  • a plurality of the second semiconductor chips 600 may be disposed on the first semiconductor chip 240 and the support member 500 .
  • the second semiconductor chips 600 a , 600 b , 600 c , and 600 d may include a plurality of chip pads 602 a , 602 b , 602 c and 602 d on their respective first surfaces.
  • the second semiconductor chips 600 may be received in the mold substrate 700 such that respective second surfaces of the second semiconductor chips 600 a , 602 b , 602 c and 602 d opposite to the corresponding first surface face the redistribution wiring layer 100 .
  • the first semiconductor chip 240 may be a logic chip including a logic circuit
  • the second semiconductor chips 600 may be a memory chip including a memory circuit.
  • the logic chip may be a controller for controlling the memory chip.
  • the number, the size, the arrangement, etc., of the first and second semiconductor chips may not be limited thereto.
  • the wiring bonding pads 310 may be formed in the first surface 702 of the mold substrate 700 and may be connected to end portions of bonding wires 410 . Accordingly, the wiring bonding pads 310 may be electrically connected to the chip pads of the second semiconductor chips 600 by the bonding wires 410 .
  • first surfaces of the wiring bonding pads 310 may be connected to end portions of the bonding wires 410 , respectively, and second surfaces of the wiring bonding pads 310 opposite to the corresponding first surfaces may be exposed from the first surface 702 of the mold surface 700 and may be connected to the redistribution wiring.
  • the second surfaces of the wiring bonding pads 310 may be coplanar with the first surface 702 of the mold substrate 700 .
  • the bump bonding pads 320 may be formed in the first surface 702 of the mold substrate 700 and may be connected to the conductive bumps 420 , respectively. Accordingly, the bump bonding pads 320 may be electrically connected to the chip pads 242 of the first semiconductor chip 240 by the conductive bumps 420 .
  • the redistribution wirings of the redistribution wiring layer 100 may make contact with the wiring bonding pads 310 and the bump bonding pads 320 exposed from the first surface 702 of the mold substrate 700 .
  • the redistribution wiring layer 100 may include a first insulation layer 110 formed on the first surface 702 of the mold substrate 700 , first openings exposing the wiring bonding pads 310 and the bump bonding pads 320 , and first redistribution wirings 112 formed on the first insulation layer 110 . At least portions of the first redistribution wirings 112 may directly contact the wiring bonding pads 310 or the bump bonding pads 320 through the first openings. The first redistribution wiring 112 may make contact with the second surfaces of the wiring bonding pads 310 , the first surface of the wiring bonding pad 310 may be covered by the mold substrate 700 , and side surfaces of the wiring bonding pad 310 may be covered by the first insulation layer 110 .
  • the redistribution wiring layer 100 may further include second, third, fourth and fifth insulation layers 120 , 130 , 140 and 150 and second, third and fourth redistribution wirings 122 , 132 and 142 sequentially formed on the first insulation layer 110 .
  • Outer connection members 800 may be disposed on portions of the fourth redistribution wirings 142 .
  • the outer connection member 800 may include a solder ball.
  • FIGS. 29 to 37 are views illustrating a method of manufacturing a semiconductor package in accordance with an example embodiment.
  • FIGS. 29, 31, 32, 33, 34, 35, 36 and 37 are cross-sectional views illustrating the method of manufacturing a semiconductor package.
  • FIG. 30 is a plan view of FIG. 29 .
  • a plurality of relay bonding pads 310 , 320 may be formed on the metal layer 50 .
  • the metal layer 50 may be formed by, for example, a plating process, a deposition process and a patterning process, and then may be adhered on the dummy substrate 10 .
  • the metal layer 50 may have protrusions 52 and 54 for forming relay bonding pad portions.
  • the metal layer 50 may include a single metal layer or a plurality of metal layers.
  • the metal layer 50 may include a metal (e.g., gold (Au), copper (Cu), or aluminum (Al)), or a metal alloy (e.g., nickel/gold (Ni/Au) or tin/copper (Sn/Cu)).
  • An insulation layer 60 may be formed on the metal layer 60 , and may have openings exposing the protrusions 52 and 54 respectively.
  • the insulation layer 60 may include an insulating material (e.g., polymer tape or solder resist).
  • the relay bonding pads 310 and 320 may be formed on the protrusions 52 and 54 , respectively.
  • the relay bonding pads 310 and 320 may include a different metal from the metal layer 50 .
  • the metal layer 50 may include copper (Cu)
  • the relay bonding pads 310 and 320 may include gold (Au) or nickel/gold (Ni/Au).
  • the relay bonding pads 320 may be bump bonding pads.
  • the relay bonding pads 320 may be metal bonding parts to be bonded to conductive bumps for electrical connection to a first semiconductor chip which will be stacked later.
  • the relay bonding pads 310 may be wiring bonding pads.
  • the relay bonding pad 310 may be metal bonding parts to be bonded to bonding wires for electrical connection to second semiconductor chips which will be stacked later.
  • the step of forming the insulation layer 60 may be omitted, and the relay bonding pads may be formed on the metal layer 50 in desired (or alternatively, predetermined) positions.
  • chip pads 242 of the first semiconductor chip 240 may be connected to the relay bonding pads 320 by conductive connection members 420 .
  • a support member 500 may be disposed adjacent to the first semiconductor chip 240 on the metal layer 50 on the dummy substrate 10 .
  • the first semiconductor chip 240 may include a plurality of the chip pads 242 on a first surface.
  • the first semiconductor chip 240 may be arranged on the dummy substrate 10 such that the first surface of the first semiconductor chip 240 faces the dummy substrate 10 .
  • the first semiconductor chip 240 may be mounted on the metal layer 50 in a flip chip bonding manner.
  • the conductive connection members 420 may be conductive bumps.
  • the relay bonding pads 320 may be bump bonding pads.
  • the first semiconductor chip 240 may be mounted on the dummy substrate 10 via the conductive bumps 420 .
  • the conductive bumps 420 may be disposed on the bump bonding pads 320 , respectively. Then, the conductive bumps 420 may be adhered to the bump bonding pads 320 by a reflow process to mount the first semiconductor chip 240 on the dummy substrate 10 .
  • the support member 500 may be stacked on the insulation layer 60 by an adhesive layer 510 .
  • another semiconductor chip may be disposed instead of the support member 500 .
  • chip pads 602 a , 602 b , 602 c , 602 d of the second semiconductor chip 600 may be electrically connected to the relay bonding pads 310 by conductive connection members 410 .
  • a mold substrate 700 may be formed on the dummy substrate 10 to cover the first semiconductor chip 240 and the second semiconductor chips 600 .
  • the second semiconductor chips 600 a , 600 b , 600 c and 600 d may include a plurality of the chip pads 602 a , 602 b , 602 c and 602 d on respective first surfaces (e.g., respective active surfaces).
  • the second semiconductor chips 600 a , 600 b , 600 c , and 600 d may be arranged on the dummy substrate 10 such that second surfaces of the second semiconductor chip 600 opposite to the corresponding first surfaces face the dummy substrate 10 .
  • a plurality of the second semiconductor chips 600 a , 600 b , 600 c and 600 d may be stacked sequentially by adhesive layers 610 .
  • the second semiconductor chips 600 a , 600 b , 600 c and 600 d may be staked in a cascade structure.
  • the second semiconductor chips may be offset to each other.
  • An area of the second semiconductor chip is greater than an area of the first semiconductor chip or the support member when viewed in a plan view.
  • the conductive connection members 410 may be bonding wires.
  • the relay bonding pads 310 may be wiring bonding pads.
  • a wiring bonding process may be performed to electrically connect the chip pads of the second semiconductor chips 600 and the wiring bonding pads 310 to each other with the bonding wires 410 .
  • end portions of the bonding wires may be bonded to first surfaces of the wiring bonding pads 310 , respectively.
  • a molded underfill (MUF) process may be performed to mold a molding member on the insulation layer 60 , to form the mold substrate 700 covering the first semiconductor chip 240 , the support member 500 and the second semiconductor chips 600 .
  • the mold substrate 700 may include an epoxy molding compound.
  • the structure including the mold substrate 700 formed therein in FIG. 32 may be reversed, and then, the dummy substrate 10 , the metal layer 50 and the insulation layer 60 may be removed from the mold substrate 700 .
  • a selective etch process may be performed to remove the metal layer 50 and the insulation layer 60 .
  • relay bonding pads 310 and the bump bonding pads 320 may be exposed from the first surface 702 of the mold substrate 700 .
  • a first insulation layer 110 having first openings 111 which expose the wiring bonding pads 310 and the bump bonding pads, respectively, may be formed on the first surface 702 of the mold substrate 700 .
  • the first insulation layer 111 may be patterned to form the first openings 111 to expose the wiring bonding pads 310 and the bump bonding pads 320 , respectively.
  • the first insulation layer 110 may include polymer, a dielectric material, etc.
  • the first insulation layer 110 may be formed by a vapor deposition process, a spin coating process, etc.
  • first redistribution wirings 112 may be formed on the first insulation layer 110 to make contact with the wiring bonding pads 310 and the bump bonding pads 320 through the first openings 111 , respectively.
  • the first redistribution wirings 112 may be formed on portions of the first insulation layer 110 , the wiring bonding pads 310 , and the bump bonding pads 320 .
  • the first redistribution wirings 112 may be formed by forming a seed layer on the portions of the first insulation layer 110 and on the first openings 111 , pattering the seed layer, and performing an electroplating process.
  • the first redistribution wirings 112 may make contact with the wiring bonding pads 310 or the bump bonding pads 320 through the first openings.
  • processes the same as or substantially similar to the processes described with reference to FIGS. 35 and 36 may be performed to form a redistribution wiring layer 100 on the first surface 702 of the mold substrate 700 , and then, outer connection members 800 may be formed on the redistribution wiring layer 100 .
  • the redistribution wiring layer 100 which includes redistribution wirings electrically connected to the wiring bonding pads 310 or the bump bonding pads 320 , may be formed on the first surface 702 of the mold substrate 700 .
  • the redistribution wiring layer 100 may be formed to include fan out type solder ball landing pads, which are formed on the mold substrate 700 , and correspond to each die of a wafer by performing semiconductor manufacturing processes.
  • the outer connection members 800 may be formed on the redistribution wiring layer 100 to be electrically connected to the redistribution wirings.
  • a sawing process may be performed to divide the mold substrate 700 individually to complete a fan out wafer level package including the mold substrate 700 having the relay bonding pads 310 and 320 , and the redistribution wiring layer 100 on the mold substrate 700 .
  • the semiconductor package may include logic devices (e.g., central processing units (CPUs), main processing units (MPUs), or application processors (APs)), and volatile memory devices (e.g., DRAM devices or SRAM devices), or non-volatile memory devices (e.g., flash memory devices, PRAM devices, MRAM devices, or ReRAM devices).
  • logic devices e.g., central processing units (CPUs), main processing units (MPUs), or application processors (APs)
  • volatile memory devices e.g., DRAM devices or SRAM devices
  • non-volatile memory devices e.g., flash memory devices, PRAM devices, MRAM devices, or ReRAM devices.

Abstract

A semiconductor package includes a mold substrate, at least one first semiconductor chip in the mold substrate and including chip pads, wiring bonding pads formed at a first surface of the mold substrate and connected to the chip pads by bonding wires, and a redistribution wiring layer covering the first surface of the mold substrate and including redistribution wirings connected to the wiring bonding wirings.

Description

    PRIORITY STATEMENT
  • This application is a continuation of U.S. application Ser. No. 15/791,831, filed on Oct. 24, 2017, which claims priority under 35 U.S.C. § 119 to Korean Patent Application No. 10-2016-0145316, filed on Nov. 2, 2016 in the Korean Intellectual Property Office (KIPO), the contents of each of which are herein incorporated by reference in their entirety.
    • BACKGROUND 1. Field
  • Example embodiments relate to semiconductor packages and/or methods of manufacturing the semiconductor package. More particularly, example embodiments relate to fan out wafer level packages (FOWLP) and/or methods of manufacturing the semiconductor packages.
    • 2. Description of the Related Art
  • A fan out type wafer level package may include a mold layer surrounding sidewalls and a bottom surface of a semiconductor chip and a redistribution wiring layer formed on the semiconductor chip. In case that the semiconductor chip is mounted in a flip chip manner, a redistribution wiring process in wafer level may be performed on a flip chip bump exposed from the mold layer to form the redistribution wiring layer. However, when the semiconductor chip has a bonding wiring structure, it may be difficult to perform the redistribution wiring process in wafer level.
    • SUMMARY
  • Some example embodiments provide fan out wafer level packages including a bonding wiring structure.
  • Some example embodiments provide methods of manufacturing a fan out wafer level package.
  • According to an example embodiment, a semiconductor package includes a mold substrate, at least one first semiconductor chip in the mold substrate, the at least one first semiconductor chip including chip pads, wiring bonding pads at a first surface of the mold substrate, the wiring bonding pads connected to the chip pads by bonding wires, and a redistribution wiring layer covering the first surface of the mold substrate, the distribution wiring layer including redistribution wirings, the redistribution wirings connected to the wiring bonding pads.
  • According to an example embodiment, a method of manufacturing includes forming wiring bonding pads on a dummy substrate, stacking at least one first semiconductor chip on the dummy substrate, forming bonding wires to connect first chip pads of the first semiconductor chip and the wiring bonding pads to each other, cover the first semiconductor chip on the dummy substrate with a molding member to form a mold substrate, removing the dummy substrate from the mold substrate such that the wiring bonding pads are exposed from a first surface of the mold substrate, and forming a redistribution wiring layer on the first surface of the mold substrate, the redistribution wiring layer including redistribution wirings electrically connected to the wiring bonding pads.
  • According to an example embodiment, a method of manufacturing a semiconductor package includes forming relay bonding pads on a dummy substrate, stacking at least one first semiconductor chip on the dummy substrate, forming conductive connection members to connect chip pads of the first semiconductor chip with the relay bonding pads, covering the first semiconductor chip on the dummy substrate with a molding member to form a mold substrate on the dummy substrate, removing the dummy substrate from the mold substrate such that the relay bonding pads are exposed from a first surface of the mold substrate, and forming a redistribution wiring layer on the first surface of the mold substrate, the redistribution wiring layer including redistribution wirings electrically connected to the relay bonding pads.
  • According to an example embodiment, a method of manufacturing a semiconductor package includes forming relay bonding pads on a dummy substrate, stacking at least one first semiconductor chip on the dummy substrate, forming conductive connection members to connect chip pads of the first semiconductor chip with the relay bonding pads, covering the first semiconductor chip on the dummy substrate with a molding member to form a mold substrate on the dummy substrate, removing the dummy substrate from the mold substrate such that the relay bonding pads are exposed from a first surface of the mold substrate, and forming a redistribution wiring layer on the first surface of the mold substrate, the redistribution wiring layer including redistribution wirings electrically connected to the relay bonding pads.
  • According to an example embodiment, a semiconductor package includes a first semiconductor chip having a bonding wiring structure in a mold substrate, wiring bonding pads formed in a first surface of the mold substrate and bonded to end portions of bonding wires electrically connected to the first semiconductor chip, and a fan out type redistribution wiring layer formed on the first surface of the mold substrate by a redistribution wiring process. A first redistribution wiring of the redistribution wiring layer may be bonded to the wiring bonding pad exposed from the first surface of the mold substrate.
  • According to an example embodiment, a semiconductor package includes a redistribution wiring layer including redistribution wirings and fan out type landing pads connected to the redistribution wirings, at least one first semiconductor chip on the redistribution wiring layer, the at least one first semiconductor chip including a first surface having first chip pads thereon and a second surface facing the redistribution wiring layer, wiring bonding pads at a first surface of the redistribution wiring layer, the wire bonding pads connected to corresponding ones of the redistribution wirings, and bonding wires connecting the first chip pads with wiring bonding pads such that the first chip pads are connected to corresponding ones of the fan out type landing pads on a second surface of the redistribution wiring layer, the second surface of the redistribution wiring layer being opposite to the first surface of the redistribution wiring layer.
  • Accordingly, the wiring bonding pads may serve as a medium to electrically connect the bonding wires to the redistribution wirings, which are formed by the redistribution wiring process, and provide physical bonding surfaces therebetween. The wiring bonding pads may mount the semiconductor chips, which are incompatible with the fan out type redistribution wiring layer due to the bonding wiring structure, on the redistribution wiring layer, thereby providing the fan out wafer level package.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • Example embodiments will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings. FIGS. 1 to 37 represent non-limiting, example embodiments as described herein.
  • FIG. 1 is a cross-sectional view illustrating a semiconductor package in accordance with an example embodiment.
  • FIGS. 2 to 14 are views illustrating a method of manufacturing a semiconductor package in accordance with an example embodiment.
  • FIGS. 15 to 19 are cross-sectional views illustrating a method of manufacturing a semiconductor package in accordance with an example embodiment.
  • FIG. 20 is a cross-sectional view illustrating a semiconductor package in accordance with an example embodiment.
  • FIGS. 21 to 27 are views illustrating a method of manufacturing a semiconductor package in accordance with an example embodiment.
  • FIG. 28 is a cross-sectional view illustrating a semiconductor package in accordance with an example embodiment.
  • FIGS. 29 to 37 are views illustrating a method of manufacturing a semiconductor package in accordance with an example embodiment.
    •  DETAILED DESCRIPTION
  • FIG. 1 is a cross-sectional view illustrating a semiconductor package in accordance with an example embodiment.
  • Referring to FIG. 1, a semiconductor package 1 may include a mold substrate 700, a first semiconductor chip 200 disposed in the mold substrate 700, wiring bonding pads 300 formed in a first surface 702 of the mold substrate 700, and a redistribution wiring layer 100 covering the first surface 702 of the mold substrate 700 and including redistribution wirings connected to the wiring bonding pads 300. The semiconductor package 1 may further include second semiconductor chips 600 (e.g., 600 a, 600 b, 600 c, and 600 d) disposed in the mold substrate 700 and wiring bonding pads 310 formed in the first surface of the mold substrate 700. The semiconductor package 1 may further include a support member 500 disposed in the mold substrate 700. The semiconductor package 1 may further include outer connection members 800 disposed on the redistribution wiring layer 100.
  • In example embodiments, the semiconductor package 1 may be a fan out wafer level package including the mold substrate 700 and the redistribution wiring layer 100 formed on the first surface 702 of the mold substrate 700. The redistribution wiring layer 100 may be formed on the first surface 702 of the mold substrate 700 by a redistribution wiring process in wafer level. The first semiconductor chip 200 and the second semiconductor chip 600 electrically connected to the bonding wires 400 and 410, respectively, may be received in the mold substrate 700.
  • The wiring bonding pads 300 and 310 connected to end portions of the bonding wires 400 and 410, respectively, may be formed in the first surface 702 of the mold substrate 700. The wiring bonding pads 300 and 310 may be exposed from the first surface 702 of the mold substrate 700, and may be connected to the redistribution wirings of the redistribution wiring layer 100. For example, first surfaces of the wiring bonding pads 300 and 310 may be connected to the end portion of the bonding wires, respectively, and second surfaces of the wiring bonding pads 300 and 310 opposite to the first surfaces may be exposed from the first surface 702 of the mold surface 700 and may be connected to the redistribution wiring. The second surface of the wiring bonding pads 300 and 310 may be coplanar with the first surface 702 of the mold substrate 700. The first surface and side surfaces of the wiring bonding pads 300 and 310 may be covered by the mold substrate 700.
  • Accordingly, the first surface of the wiring bonding pad may be connected to the bonding wire, and the second surface of the wiring bonding pad may be connected to the redistribution wiring. That is, the wiring bonding pad may be a relay bonding pad as a medium structure to provide physical bonding surfaces for connecting the bonding wire and the redistribution wire. The wiring bonding pad may have the same or substantially similar structure to under bump metallurgy (UBM) and perform the same or substantially similar function.
  • The wiring bonding pads 300 and 310 may be provided as a conductive pattern, however, it may not limited thereto. For example, the wiring bonding pads 300 and 310 may be provided as a connector including a conductive electrode penetrating an insulation layer, a silicon-based semiconductor layer, etc.
  • For example, the first semiconductor chip 200 may include a plurality of chip pads 202 on its first surface (e.g., an active surface). The first semiconductor chip 200 may be received in the mold substrate 700 such that a second surface of the first semiconductor chip 200 opposite to the first surface faces the redistribution wiring layer 100. The second surface of the first semiconductor chip 200 may be exposed from the first surface 702 of the mold substrate 700.
  • The first semiconductor chip 200 may include integrated circuits. For example, the first semiconductor chip 200 may be a logic chip including a logic circuit. The logic chip may be a controller for controlling memory chips. Although only some chip pads are illustrated in the figure, the illustrated structure and arrangement of the chip pads are merely an example, and they are not limited thereto.
  • The support member 500 may function to support a plurality of the second semiconductor chips 600. The support member 500 may have a height from the redistribution wiring layer 100, which is the same as that of the first semiconductor chip 200. A surface of the support member 500 may be exposed from the first surface 702 of the mold substrate 700. For example, the support member 500 may include a semiconductor substrate, a metal or non-metal plate, a printed circuit board, etc.
  • The support member 500 may include a passive device therein. For example, the support member 500 may include a capacitor, a resistor, an inductor, etc. The support member 500 may provide functions such as decoupling, filtering, resonance damping and/or voltage control. Although it is not illustrated in the figure, the support member 500 may be electrically connected to some of the redistribution wirings.
  • A plurality of the second semiconductor chips 600 may be disposed on the first semiconductor chip 200 and the support member 500. The second semiconductor chips 600 a, 600 b, 600 c, and 600 d may include a plurality of chip pads 602 a, 602 b, 602 c and 602 d, respectively, on their respective first surfaces (e.g., active surfaces). The second semiconductor chip 600 may be received in the mold substrate 700 such that a second surface of the second semiconductor chip 600 opposite to the first surface faces the redistribution wiring layer 100.
  • The second semiconductor chips 600 may include memory chips. The memory chip may include various types of memory circuits, for example, DRAM, SRAM, flash PRAM, ReRAM, FeRAM or MRAM. The number, the size, the arrangement, etc., of the second semiconductor chips may be variously modified.
  • The wiring bonding pad 300 may be formed in the first surface 702 of the mold substrate 700 and may be connected to the end portions of the bonding wires 400. Accordingly, the wiring bonding pads 300 may be electrically connected to the chip pad 202 of the first semiconductor chip 200 by the bonding wires 400.
  • The redistribution wirings of the redistribution wiring layer 100 may make contact with the second surfaces of the wiring bonding pads 300, 310 exposed from the first surface 702 of the mold substrate 700.
  • For example, the redistribution wiring layer 100 may include a first insulation layer 110 formed on the first surface 702 of the mold substrate 700, first openings exposing the wiring bonding pads 300 and 310, and first redistribution wirings 112 formed on the first insulation layer 110. At least portions of the first redistribution wirings 112 may directly contact the wiring bonding pads 300, 310 through the first opening.
  • The redistribution wiring layer 100 may include a second insulation layer 120 formed on the first insulation layer 120, second openings exposing the first redistribution wirings 112, and second redistribution wirings 122 formed on the second insulation layer 120. At least a portion of the second redistribution wiring 122 may directly contact the first redistribution wiring 112 through the second opening.
  • The redistribution wiring layer 100 may include a third insulation layer 130 formed on the second insulation layer 120, third openings exposing the second redistribution wirings 122, and third redistribution wirings 132 formed on the third insulation layer 130. At least a portion of the third redistribution wiring 132 may directly contact the second redistribution wiring 122 through the third opening.
  • The redistribution wiring layer 100 may include a fourth insulation layer 140 formed on the third insulation layer 130, fourth openings exposing the third redistribution wirings 132, and fourth redistribution wirings 142 formed on the fourth insulation layer 140. At least a portion of the fourth redistribution wiring 142 may directly contact the third redistribution wiring 132 through the fourth opening.
  • The redistribution wiring layer 100 may include a fifth insulation layer 150 formed on the fourth insulation layer 140, fifth openings exposing the fourth redistribution wirings 142. Thus, the redistribution wiring layer 100 may include fan out type solder ball landing pads which are formed on the mold substrate 700 and correspond to each die of a wafer by performing semiconductor manufacturing processes.
  • Outer connection members 800 may be disposed on portions of the fourth redistribution wirings 142 exposed through the fifth openings. For example, the outer connection member 800 may include a solder ball. The portion of the fourth redistribution wirings 142 may serve as a solder ball landing pad (e.g., a package pad).
  • As mentioned above, the semiconductor package 1 as the fan out wafer level package may include the first semiconductor chip 200 and a plurality of second semiconductor chips 600 having bonding wiring connections in the mold substrate 700, the wiring bonding pads 300 and 310 formed in the first surface 702 of the mold substrate 700 and bonded to the end portions of the bonding wires 400 and 410 electrically connected to the first and second semiconductor chips, respectively, and the fan out type redistribution wiring layer 100 formed on the first surface 702 of the mold substrate 700 by a redistribution wiring process. The first redistribution wiring 112 of the redistribution wiring layer 100 may be bonded to the wiring bonding pads 300, 310 exposed from the first surface 702 of the mold substrate 700.
  • Accordingly, the wiring bonding pads 300 and 310 may serve as a medium to electrically connect the bonding wires to redistribution wirings formed by the redistribution wiring process and provide physical bonding surfaces therebetween. The wiring bonding pads may mount the semiconductor chips, which are incompatible with or are difficult to be compatible with the fan out type redistribution wiring layer due to the bonding wiring structure, on the redistribution wiring layer, thereby providing the fan out wafer level package.
  • Hereinafter, a method of manufacturing the semiconductor package in FIG. 1 will be explained.
  • FIGS. 2 to 14 are views illustrating a method of manufacturing a semiconductor package in accordance with an example embodiment. FIGS. 2, 3, 4, 6, 9, 11, 12, 13 and 14 are cross-sectional views illustrating the method of manufacturing a semiconductor package. FIG. 5 is a plan view of FIG. 4. FIG. 7 is a plan view of FIG. 6. FIG. 10 is a plan view of FIG. 9.
  • Referring to FIG. 2, first, a separating layer 20 may be formed on a dummy substrate 10.
  • In some example embodiments, the dummy substrate 10 may be used as a base substrate on which a plurality of semiconductor chips are stacked and then molded. The dummy substrate 10 may have a size corresponding to a wafer. For example, the dummy substrate 10 may include a silicon substrate, a glass substrate, a metal or non-metal plate, etc.
  • The separating layer 20 may include a polymer tape that serves as a temporary adhesive. The separating layer 20 may include a material that loses its adhesive strength, for example, when irradiated with light or heated. For example, the separating layer 20 may include a dual cure silicon adhesive that is cross-linkable by irradiation of ultraviolet ray or visible light.
  • Referring to FIG. 3, a plurality of relay bonding pads 300 and 310 may be formed on the separating layer 20.
  • In some example embodiments, the relay bonding pads 300 and 310 may include metal patterns spaced apart from each other. The metal patterns may be formed by, for example, a sputtering process, a plating process, and a patterning process. The metal pattern may be adhered on the separating layer 20 in a desired (or alternatively, predetermined) position. For example, the relay bonding pads 300 and 310 may include a metal (e.g., gold (Au), copper (Cu), or aluminum (Al)), or a metal alloy, (e.g., nickel/gold (Ni/Au), or tin/copper (Sn/Cu)).
  • The relay bonding pads 300 and 310 may be used as wiring bonding pads bonded to bonding wires. The relay bonding pad 300 may be a metal bonding part to be bonded to the bonding wire for electrical connection to a first semiconductor chip which will be stacked later. The relay bonding pad 310 may be a metal bonding part to be bonded to the bonding wire for electrical connection to a second semiconductor chip will be stacked later.
  • Referring to FIGS. 4 and 5, after a first semiconductor chip 200 is disposed on the separating layer 20, chip pads 202 of the first semiconductor chip 200 may be connected to the relay bonding pads 300 by conductive connection members 400. A support member 500 may be disposed adjacent to the first semiconductor chip 200 on the separating layer 20.
  • In some example embodiments, the first semiconductor chip 200 may include a plurality of the chip pads 202 on a first surface (e.g., an active surface). The first semiconductor chip 200 may be arranged on the dummy substrate 10 such that a second surface of the first semiconductor chip 200 opposite to the first surface faces the dummy substrate 10.
  • The conductive connection members 400 may be bonding wires. In such case, the relay bonding pads 300 may be wiring bonding pads. A wiring bonding process may be performed to electrically connect the chip pads 202 of the first semiconductor chip 200 and the wiring bonding pads 300 to each other with the bonding wires 400. Thus, end portions of the bonding wires 400 may be bonded to first surfaces of the wiring bonding pads 300, respectively.
  • The first semiconductor chip 200 may include integrated circuits. For example, the first semiconductor chip 200 may be a logic chip including a logic circuit. The logic chip may be a controller for controlling memory chips. The structure and arrangement of the chip pads illustrated in the figure are merely an example, and they are not limited thereto.
  • The support member 500 may support a plurality of semiconductor chips stacked thereon, as described later. The support member 500 may have a height from the separating layer 20 the same as that of the first semiconductor chip 200. Accordingly, an upper surface of the support member 500 may be coplanar with the first surface of the first semiconductor chip 200. For example, the support member 500 may include a semiconductor substrate, a metal or non-metal plate, a printed circuit board, etc.
  • The support member 500 may include a passive device therein. For example, the support member 500 may include a capacitor, a resistor, an inductor, etc. The support member 500 may provide functions such as decoupling, filtering, resonance damping and/or voltage control. Although it is not illustrated in the figures, the support member 500 may be electrically connected to some of redistribution wirings.
  • Referring to FIGS. 6 and 7, after a plurality of second semiconductor chips 600 are stacked on the first semiconductor chip 200, the support member 500, chip pads 602 a, 602 b, 602 c, and 602 d of the respective second semiconductor chips 600 a, 600 b, 600 c, and 600 d may be electrically connected to the relay bonding pads 310 by conductive connection members 410.
  • In some example embodiments, the second semiconductor chips 600 a, 600 b, 600 c and 600 d may include a plurality of the chip pads 602 a, 602 b, 602 c and 602 d on their respective first surfaces (e.g., active surfaces). The second semiconductor chips 600 may be arranged on the dummy substrate 10 such that a second surface of the second semiconductor chip 600 opposite to the first surface faces the dummy substrate 10.
  • A plurality of second semiconductor chips 600 a, 600 b, 600 c and 600 d may be stacked sequentially by adhesive layers 610. The second semiconductor chips 600 a, 600 b, 600 c and 600 d may be staked in a cascade structure. The second semiconductor chips may be offset to each other. An area of the second semiconductor chip is greater than an area of the first semiconductor chip or the support member when viewed in a plan view.
  • The conductive connection members 410 may be bonding wires. In such case, the relay bonding pads 310 may be wiring bonding pads. A wiring bonding process may be performed to electrically connect the chip pads 602 a, 602 b, 602 c and 602 d of the second semiconductor chips 600 and the wiring bonding pads 310 to each other with the bonding wires 410. Thus, end portions of the bonding wires 410 may be bonded to first surfaces of the wiring bonding pads 310.
  • The second semiconductor chips 600 may include memory chips. The memory chip may include various types of memory circuits, for example, DRAM, SRAM, flash PRAM, ReRAM, FeRAM or MRAM. The number, the size, the arrangement, etc., of the second semiconductor chips may be variously changed.
  • Referring to FIG. 8, a mold substrate 700 may be formed on the dummy substrate 10 to cover the first semiconductor chip 200 and the second semiconductor chips 600.
  • In some example embodiments, a molding member may be formed on the separating layer 20 by a molding process, to form the mold substrate 700 to cover the first semiconductor chip 200, the support member 500 and the second semiconductor chips 600. For example, the mold substrate 700 may include an epoxy molding compound.
  • Referring to FIGS. 9 and 10, the structure including the mold substrate 700 formed therein in FIG. 8 may be reversed, and then, the dummy substrate 10 and the separating layer 20 may be removed from the mold substrate 700.
  • In some example embodiments, the separating layer 20 may be irradiated with light or may be heated to remove the dummy substrate 10 from the mold substrate 700. As the dummy substrate 10 is removed, the relay bonding pads 300 and 310 may be exposed from a first surface 702 of the mold substrate 700. In addition, the second surface of the first semiconductor chip and a bottom surface of the support substrate 500 may be exposed from the first surface 702 of the mold substrate 700.
  • Accordingly, the wiring bonding pads 300 and 310 may be formed in the first surface 702 of the mold substrate 700. The wiring bonding pads 300 may be connected to end portions of the bonding wires 400 which are connected to the chip pad 202 of the first semiconductor chip 200. The wiring bonding pad 310 may be connected to end portions of the bonding wire 410 which are connected to the chip pad of the second semiconductor chip 600. Second surfaces of the wiring bonding pads 300, 310 opposite to the first surfaces of the wiring bonding pads 300 and 310 to which the end portions of the bonding wires 400 and 410 are bonded, respectively, may be exposed from the first surface 702 of the mold substrate 700.
  • Referring to FIG. 11, a first insulation layer 110 having first openings 111 exposing the wiring bonding pads 300 and 310 may be formed on the first surface 702 of the mold substrate 700.
  • In some example embodiments, after the first insulation layer 110 is formed to cover the first surface 702 of the mold substrate 700, the first insulation layer 110 may be patterned to define first openings 111 that expose the wiring bonding pads 300, 310 respectively.
  • For example, the first insulation layer 110 may include polymer, a dielectric material, etc. The first insulation layer 110 may be formed by a vapor deposition process, a spin coating process, etc.
  • Referring to FIG. 12, first redistribution wirings 112 may be formed on the first insulation layer 110 to make contact with the wiring bonding pads 300 and 310 through the first openings 111.
  • In some example embodiments, the first redistribution wirings 112 may be formed on the first insulation layer 110 and on the respective wiring bonding pads 300 and 310, respectively. For example, the first redistribution wirings 112 may be formed by forming a seed layer on at least a portion of the first insulation layer 110 and on the first openings 111, pattering the seed layer, and performing an electroplating process.
  • Accordingly, the first redistribution wirings 112 may make contact with the wiring bonding pads 300 and 310 through the first openings 111, respectively.
  • Referring to FIGS. 13 and 14, processes the same as or substantially similar to the processes described with reference to FIGS. 11 and 12 may be repeatedly performed to form a redistribution wiring layer 100 on the first surface 702 of the mold substrate 700, and then, outer connection members 800 may be formed on the redistribution wiring layer 100.
  • In some example embodiments, a second insulation layer 120 and second redistribution wirings 122 may be formed on the first insulation layer 110 and the first redistribution wirings 112. The second insulation layer 120 may have openings, which expose the first redistribution wirings 112 on the first insulation layer 110, respectively. The second redistribution wirings 122 may be formed on the second insulation layer 120 and on the respective first redistribution wirings 112.
  • Then, a third insulation layer 130 and third redistribution wirings 132 may be formed on the second insulation layer 120 and the second redistribution wirings 122. The third insulation layer 130 may have openings, which expose the second redistribution wirings 122 on the second insulation layer 120, respectively. The third redistribution wirings 132 may be formed on the third insulation layer 130 and on the respective second redistribution wirings 122.
  • Then, a fourth insulation layer 140 and fourth redistribution wirings 142 may be formed on the third insulation layer 130 and the third redistribution wiring 132. The fourth insulation layer 140 may have openings, which expose the third redistribution wirings 132 on the third insulation layer 130, respectively. The fourth redistribution wirings 142 may be formed the fourth insulation layer 140 on the respective third redistribution wirings 132.
  • Thus, the redistribution wiring layer 100, which includes redistribution wirings electrically connected to the wiring bonding pads 300 and 310 that function as the relay bonding pads, may be formed on the first surface 702 of the mold substrate 700. The number and the arrangement of the insulation layers included in the redistribution wiring layer in the figures are merely an example, and they may be variously modified.
  • Then, the outer connection members 800 electrically connected to the redistribution wirings may be formed on the redistribution wiring layer 100. For example, a solder ball as the outer connection member may be disposed on at least some of the fourth redistribution wirings 142. In such case, the portion of the fourth redistribution wirings 142 may serve as a landing pad (e.g., a package pad). Thus, the redistribution wiring layer 100 may be formed to include fan out type solder ball landing pads, which are formed on the mold substrate 700, and correspond to each die of a wafer by performing semiconductor manufacturing processes.
  • Then, a sawing process may be performed on the mold substrate 700 to form an individual fan out wafer level package, which include the mold substrate 700 having the wiring bonding pads 300 and 310, and the redistribution wiring layer 100 on the mold substrate 700.
  • FIGS. 15 and 16 are cross-sectional views illustrating a method of manufacturing a semiconductor package in accordance with an example embodiment. The method may be substantially the same as or substantially similar to the method described with reference to FIGS. 2 to 14 except for steps of forming relay bonding pads. Thus, same reference numerals will be used to refer to the same or like elements and any further repetitive explanation concerning the above elements will be omitted.
  • Referring to FIG. 15, after a first separating layer 20 is formed on a dummy substrate 10, a metal pattern layer 30 having a plurality of protrusions 32 and 34 may be formed on the first separating layer 20. Then, a second separating layer 40 may be formed on the metal pattern layer 30.
  • In some example embodiments, the metal pattern layer 30 may be formed by, for example, a plating process, a deposition process and a patterning process, to be adhered on the first separating layer 20. The metal pattern layer 30 may have the protrusions 32 and 34 for forming a relay bonding pad portion. The metal pattern layer 30 may include a single metal layer or a plurality of metal layers. For example, the metal pattern layer 30 may include a metal (e.g., gold (Au), copper (Cu), or aluminum (Al)), or a metal alloy (e.g., nickel/gold (Ni/Au), or tin/copper (Sn/Cu)). The second separating layer 40 may be formed on the metal pattern layer 30, and may have openings exposing the protrusions 32 and 34 respectively. The first and second separating layer 20 and 40 may include a polymer tape for serving as a temporary adhesive.
  • Referring to FIG. 16, after a first semiconductor chip 200 is disposed on the second separating layer 40 on the dummy substrate 10, chip pads 202 of the first semiconductor chip 200 may be connected to the protrusions 32 of the metal pattern layer 30 by conductive connection members 400. Then, a support member 500 may be disposed adjacent to the first semiconductor chip 200 on the second separating layer 40.
  • In some example embodiments, the first semiconductor chip 200 may include a plurality of the chip pads 202 on a first surface. The first semiconductor chip 200 may be arranged on the dummy substrate 10 such that a second surface of the first semiconductor chip 200 opposite to the first surface faces the dummy substrate 10.
  • The conductive connection members 400 may be bonding wires. A wiring bonding process may be performed to electrically connect the chip pads 202 of the first semiconductor chip 200 and the protrusions 32 of the metal pattern layer 30 to each other with the bonding wires 400. Thus, end portions of the bonding wires 400 may be bonded to first surfaces of the protrusions 32 of the metal pattern layer 30.
  • Then, after a plurality of second semiconductor chips 600 is stacked on the first semiconductor chip 200 and the support member 500, chip pads 602 a, 602 b, 602 c, 602 d of the respective second semiconductor chip 600 a, 600 b, 600 c, and 600 d may be electrically connected to respective groups of the protrusions 34 of the metal pattern layer 30 by conductive connection members 410.
  • In some example embodiments, the second semiconductor chips 600 a, 600 b, 600 c and 600 d may include a plurality of the chip pads 602 a, 602 b, 602 c and 602 d on a first surface. The second semiconductor chips 600 may be arranged on the dummy substrate 10 such that second surfaces of the respective second semiconductor chips 600 a, 600 b, 600 c, and 600 d opposite to the first surface face the dummy substrate 10.
  • The conductive connection members 410 may be bonding wires. A wiring bonding process may be performed to electrically connect the chip pads 602 a, 602 b, 602 c and 602 d of the respective second semiconductor chips 600 a, 600 b, 600 c, and 600 d and the respective groups of the protrusions 34 of the metal pattern layer 30 to each other with the bonding wires 410. Thus, end portions of the bonding wire may be bonded to first surfaces of the protrusion 34 of the metal pattern layer 30.
  • Then, a mold substrate 700 may be formed on the dummy substrate 10 to cover the first semiconductor chip 200 and the second semiconductor chips 600.
  • Referring to FIGS. 17 and 18, the structure including the mold substrate 700 formed therein in FIG. 16 may be reversed, and the dummy substrate 10 and the first separating layer 20 may be removed from the mold substrate 700. Then, the metal pattern layer 30 and the second separating layer 40 may be removed from the mold substrate 700 such that the protrusions 32 and 34 remain in the mold substrate 700.
  • In some example embodiments, the first separating layer 20 may be irradiated with light or may be heated to remove the dummy substrate 10 from the mold substrate 700. As the dummy substrate 10 is removed, the metal pattern layer 30 may be exposed.
  • Subsequently, portion of the metal pattern layer 30 is etched such that the protrusions remain, and the second separating layer 40 may be removed from the mold substrate 700. The remaining protrusions may be used as relay bonding pads 300 and 310 respectively. Accordingly, the relay bonding pads 300 and 310 may be exposed from a first surface 702 of the mold substrate 700.
  • Alternatively, the second separating layer 40 may be peeled off to remove the metal pattern layer 30 on the second separating layer 40 while leaving the protrusions. The metal pattern layer 30 may have a relatively small thickness such that only the protrusions 32 and 34 remain when the second separating layer 40 is peeled off.
  • Referring to FIG. 19, a redistribution wiring layer 100 including redistribution wirings 112, 122, 132, and 142 electrically connected to the relay bonding pads 300 or 310 may be formed on the first surface 702 of the mold substrate 700, and then, an outer connection members 800 may be formed on the redistribution wiring layer 100 to be electrically connected to the redistribution wirings.
  • Then, a sawing process may be performed on the mold substrate 700 to form an individual fan out wafer level package, which includes the mold substrate 700 having the relay bonding pads 300 and 310, and the redistribution wiring layer 100 on the mold substrate 700.
  • FIG. 20 is a cross-sectional view illustrating a semiconductor package in accordance with an example embodiment. The semiconductor package may be substantially the same as or substantially similar to the semiconductor package as described with reference to FIG. 1, except for an addition of a semiconductor chip including at least one chip pad directly connected to a redistribution wiring. Thus, same reference numerals will be used to refer to the same or like elements and any further repetitive explanation concerning the above elements will be omitted.
  • Referring to FIG. 20, a semiconductor package 2 may include a mold substrate 700, a first semiconductor chip 200, a second semiconductor chip 220, and a plurality of third semiconductor chips 600 disposed in the mold substrate 700, wiring bonding pads 300 and 310 formed in a first surface 702 of the mold substrate 700, and a redistribution wiring layer 100 covering the first surface 702 of the mold substrate 700 and including redistribution wirings connected to the wiring bonding pads 300 or 310. The semiconductor package 2 may further include outer connection members 800 disposed on the redistribution wiring layer 100.
  • In some example embodiments, the first semiconductor chip 200 may include a plurality of chip pads 202 on a first surface. The first semiconductor chip 200 may be received in the mold substrate 700 such that a second surface of the first semiconductor chip 200 opposite to the first surface faces the redistribution wiring layer 100. The second surface of the first semiconductor chip 200 may be exposed from the first surface 702 of the mold substrate 700.
  • The second semiconductor chip 220 may include a plurality of chip pads 222 on a first surface. The second semiconductor chip 220 may be received in the mold substrate 700 such that the first surface of the second semiconductor chip 220 faces the redistribution wiring layer 100. The first surface of the second semiconductor chip 222 and the chip pads 222 may be exposed from the first surface 702 of the mold substrate 700. The second semiconductor chip 220 may have a height from the redistribution wiring layer 100 the same as that of the first semiconductor chip 200.
  • A plurality of the third semiconductor chips 600 may be disposed on the first semiconductor chip 200 and the second semiconductor chip 220. The third semiconductor chips 600 a, 600 b, 600 c, and 600 d may include a plurality of chip pads 602 a, 602 b, 602 c and 602 d on their respective first surfaces. The third semiconductor chips 600 may be received in the mold substrate 700 such that a second surface of the second semiconductor chip 600 opposite to the first surface faces the redistribution wiring layer 100.
  • For example, the second semiconductor chip 220 may be a logic chip including a logic circuit. The first semiconductor chip 200 and the third semiconductor chips 600 may be memory chips including memory circuit. The number, the size, the arrangement, etc., of the first to third semiconductor chips may not be limited thereto.
  • The wiring bonding pads 300 may be formed in the first surface 702 of the mold substrate 700 and may be connected to end portions of the bonding wires 400, respectively. Accordingly, the wiring bonding pads 300 may be electrically connected to the chip pads 202 of the first semiconductor chip 200, respectively, by the bonding wires 400.
  • The wiring bonding pads 310 may be formed in the first surface 702 of the mold substrate 700 and may be connected to end portions of the bonding wires 410, respectively. Accordingly, the wiring bonding pads 310 may be electrically connected to the chip pads 602 a, 602 b, 602 c, and 602 d of the third semiconductor chips 600, respectively, by the bonding wires 410.
  • The redistribution wirings of the redistribution wiring layer 100 may make contact with the wiring bonding pads 300 or 310, and the chip pads 222 of the second semiconductor chip exposed from the first surface 702 of the mold substrate 700.
  • For example, the redistribution wiring layer 100 may include a first insulation layer 110 formed on the first surface 702 of the mold substrate 700, first openings exposing the wiring bonding pads 300 and 310, and first redistribution wirings 112 formed on the first insulation layer 110 and electrically connected to the chip pads 222 of the second semiconductor chip 220. At least portions of the first redistribution wirings 112 may directly contact the wiring bonding pads 300 and 310 and the chip pad 222 of the second semiconductor chip 220, respectively, through the first openings.
  • Further, the redistribution wiring layer 100 may further include second, third, fourth, and fifth insulation layers 120, 130, 140 and 150, and second, third, and fourth redistribution wirings 122, 132, and 142 sequentially formed on the first insulation layer 110.
  • Outer connection members 800 may be disposed on at least portions of the fourth redistribution wirings 142. For example, the outer connection member 800 may include a solder ball.
  • Hereinafter, a method of manufacturing the semiconductor package in FIG. 20 will be explained.
  • FIGS. 21 to 27 are views illustrating a method of manufacturing a semiconductor package in accordance with an example embodiment. FIGS. 21, 22, 23, 25, 26 and 27 are cross-sectional views illustrating the method of manufacturing a semiconductor package. FIG. 24 is a plan view of FIG. 23.
  • Referring to FIG. 21, a plurality of relay bonding pads 300, 310 and a first semiconductor chip 200 may be arranged on a separating layer 20 on a dummy substrate 10, and then, chip pads 202 of the first semiconductor chip 200 may be connected to the relay bonding pads 300, respectively, by conductive connection members 400. Then, a second semiconductor chip 220 may be arranged adjacent to the first semiconductor chip 200 on the separating layer 20.
  • In some example embodiments, the first semiconductor chip 200 may include a plurality of the chip pads 202 on a first surface (e.g., an active surface). The first semiconductor chip 200 may be arranged on the dummy substrate 10 such that a second surface of the first semiconductor chip 200 opposite to the first surface faces the dummy substrate 10.
  • The conductive connection members 400 may be bonding wires. In such case, the relay bonding pads 300 may be wiring bonding pads. A wiring bonding process may be performed to electrically connect the chip pads 202 of the first semiconductor chip 200 and the wiring bonding pads 300 to each other with the bonding wires 400, respectively. Thus, end portions of the bonding wires 400 may be bonded to first surfaces of the wiring bonding pads 300.
  • In some example embodiments, the second semiconductor chip 220 may include a plurality of the chip pads 222 on a first surface (e.g., an active surface). The second semiconductor chip 220 may be arranged on the dummy substrate 10 such that the first surface of the second semiconductor chip 220 faces the dummy substrate 10.
  • For example, the first semiconductor chip 200 may be a memory chip including a memory circuit, and the second semiconductor chip 220 may be a logic chip including a logic circuit. The logic chip may be a controller for controlling the memory chip.
  • Referring to FIG. 22, after a plurality of third semiconductor chips 600 are stacked on the first semiconductor chip 200 and the second semiconductor chip 220, chip pads 602 a, 602 b, 602 c, 602 d of the third semiconductor chips 600 may be electrically connected to the relay bonding pads 310, respectively, by conductive connection members 410. Then, a mold substrate 700 may be formed on the dummy substrate 10 to cover the first semiconductor chip 200, the second semiconductor chip 220 and the third semiconductor chips 600.
  • In some example embodiments, the third semiconductor chips 600 a, 600 b, 600 c and 600 d may include a plurality of the chip pads 602 a, 602 b, 602 c and 602 d on respective first surfaces, (e.g., respective active surfaces). The third semiconductor chips 600 may be arranged on the dummy substrate 10 such that a second surface of the third semiconductor chip 600 opposite to the first surface faces the dummy substrate 10.
  • The conductive connection members 410 may be bonding wires. In such case, the relay bonding pads 310 may be wiring bonding pads. A wiring bonding process may be performed to electrically connect the chip pads 602 a, 602 b, 602 c, and 602 d of the third semiconductor chips 600 and the wiring bonding pads 310 to each other with the bonding wires 410. Thus, end portions of the bonding wires 410 may be bonded to first surfaces of the wiring bonding pads 310.
  • Referring to FIGS. 23 and 24, the structure including the mold substrate 700 formed in FIG. 22 may be reversed, and then, the dummy substrate 10 and the separating layer 20 may be removed from the mold substrate 700.
  • In some example embodiments, the separating layer 20 may be irradiated with light or may be heated to remove the dummy substrate 10 from the mold substrate 700. As the dummy substrate 10 is removed, the relay bonding pads 300 and 310 and the chip pads 222 of the second semiconductor chip 220 may be exposed from the first surface 702 of the mold substrate 700. Further, the second surface of the first semiconductor chip and the first surface of the second semiconductor chip 220 may be exposed from the first surface 702 of the mold substrate 700.
  • Referring to FIG. 25, a first insulation layer 110 having first openings 111, which expose the wiring bonding pads 300 and 310 and the chip pads 222 of the second semiconductor chip 220, respectively may be formed on the first surface 702 of the mold substrate 700.
  • In some example embodiments, after the first insulation layer 110 is formed to cover the first surface 702 of the mold substrate 700, the second surface of the first semiconductor chip 200, the first surface of the second semiconductor chip 220, the wiring bonding pads 300, 310 and the chip pads 222 of the second semiconductor chip 220, the first insulation layer 110 may be patterned to form the first openings 111 to expose the wiring bonding pads 300, 310 and the chip pads 222 of the second semiconductor chip 220, respectively.
  • For example, the first insulation layer 110 may include polymer, a dielectric material, etc. The first insulation layer 110 may be formed by a vapor deposition process, a spin coating process, etc.
  • Referring to FIG. 26, first redistribution wirings 112 may be formed on the first insulation layer 110 to make contact with the wiring bonding pads 300 and 310 and the chip pads 222 of the second semiconductor chip 220 through the first openings 111, respectively.
  • In some example embodiments, the first redistribution wirings 112 may be formed on a portion of the first insulation layer 110, the wiring bonding pads 300 and 310, and the chip pads 222 of the second semiconductor chip 220. The first redistribution wirings 112 may be formed by forming a seed layer on at least a portion of the first insulation layer 110 and on the first openings 111, pattering the seed layer, and performing an electroplating process.
  • Accordingly, the first redistribution wirings 112 may make contact with the wiring bonding pads 300 and 310 and the chip pads 222 of the second semiconductor chip 220 through the first openings 111, respectively.
  • Referring to FIG. 27, processes the same as or substantially similar to the processes described with reference to FIGS. 25 and 26 may be repeatedly performed to form a redistribution wiring layer 100 on the first surface 702 of the mold substrate 700, and then, outer connection members 800 may be formed on the redistribution wiring layer 100.
  • In some example embodiments, the redistribution wiring layer 100 including redistribution wirings, which are electrically connected to the wiring bonding pads 300 and 310 as relay bonding pads and the chip pads 222 of the second semiconductor chip 220, respectively, may be formed on the first surface 702 of the mold substrate 700. Thus, the redistribution wiring layer 100 may be formed to include fan out type solder ball landing pads which are formed on the mold substrate 700, and correspond to each die of a wafer by performing semiconductor manufacturing processes.
  • Then, the outer connection members 800 may be formed on the redistribution wiring layer 100 to be electrically connected to the redistribution wirings.
  • Then, a sawing process may be performed to divide the mold substrate 700 individually to complete a fan out wafer level package including the mold substrate 700 having the wiring bonding pads 300 and 310, and the redistribution wiring layer 100 on the mold substrate 700.
  • FIG. 28 is a cross-sectional view illustrating a semiconductor package in accordance with an example embodiment. The semiconductor package may be substantially the same as or substantially similar to the semiconductor package as described with reference to FIG. 1, except for an addition of a semiconductor chip mounted in a flip chip bonding manner. Thus, same reference numerals will be used to refer to the same or like elements and any further repetitive explanation concerning the above elements will be omitted.
  • Referring to FIG. 28, a semiconductor package 3 may include a mold substrate 700, a first semiconductor chip 240 and a plurality of second semiconductor chips 600 disposed in the mold substrate 700, wiring bonding pads 310 formed in a first surface 702 of the mold substrate 700, bump bonding pads 320 in the first surface 702 of the mold substrate 700, and a redistribution wiring layer 100 covering the first surface 702 of the mold substrate 700 and including redistribution wirings connected to the wiring bonding pads 310. The semiconductor package 3 may further include a support member 500 disposed in the redistribution wiring layer 100. The semiconductor package 3 may further include outer connection members 800 disposed on the redistribution wiring layer 100.
  • In some example embodiments, the first semiconductor chip 240 may include a plurality of chip pads 242 on a first surface. The first semiconductor chip 240 may be received in the mold substrate 700 such that the first surface of the first semiconductor chip 240 faces the redistribution wiring layer 100. The first semiconductor chip 240 may mounted in a flip chip bonding manner in the mold substrate 700. Conductive bumps 420 may be disposed on the chip pads 242, and the conductive bumps 420 may be disposed on the bump bonding pads 320. The bump bonding pads 320 may be exposed from the first surface 702 of the mold substrate 700.
  • The support member 500 may function to support a plurality of the second semiconductor chips 600. The support member 500 may have a height from the redistribution wiring layer 100 the same as that of the first semiconductor chip 240.
  • A plurality of the second semiconductor chips 600 may be disposed on the first semiconductor chip 240 and the support member 500. The second semiconductor chips 600 a, 600 b, 600 c, and 600 d may include a plurality of chip pads 602 a, 602 b, 602 c and 602 d on their respective first surfaces. The second semiconductor chips 600 may be received in the mold substrate 700 such that respective second surfaces of the second semiconductor chips 600 a, 602 b, 602 c and 602 d opposite to the corresponding first surface face the redistribution wiring layer 100.
  • For example, the first semiconductor chip 240 may be a logic chip including a logic circuit, and the second semiconductor chips 600 may be a memory chip including a memory circuit. The logic chip may be a controller for controlling the memory chip. The number, the size, the arrangement, etc., of the first and second semiconductor chips may not be limited thereto.
  • The wiring bonding pads 310 may be formed in the first surface 702 of the mold substrate 700 and may be connected to end portions of bonding wires 410. Accordingly, the wiring bonding pads 310 may be electrically connected to the chip pads of the second semiconductor chips 600 by the bonding wires 410.
  • For example, first surfaces of the wiring bonding pads 310 may be connected to end portions of the bonding wires 410, respectively, and second surfaces of the wiring bonding pads 310 opposite to the corresponding first surfaces may be exposed from the first surface 702 of the mold surface 700 and may be connected to the redistribution wiring. The second surfaces of the wiring bonding pads 310 may be coplanar with the first surface 702 of the mold substrate 700.
  • The bump bonding pads 320 may be formed in the first surface 702 of the mold substrate 700 and may be connected to the conductive bumps 420, respectively. Accordingly, the bump bonding pads 320 may be electrically connected to the chip pads 242 of the first semiconductor chip 240 by the conductive bumps 420.
  • The redistribution wirings of the redistribution wiring layer 100 may make contact with the wiring bonding pads 310 and the bump bonding pads 320 exposed from the first surface 702 of the mold substrate 700.
  • For example, the redistribution wiring layer 100 may include a first insulation layer 110 formed on the first surface 702 of the mold substrate 700, first openings exposing the wiring bonding pads 310 and the bump bonding pads 320, and first redistribution wirings 112 formed on the first insulation layer 110. At least portions of the first redistribution wirings 112 may directly contact the wiring bonding pads 310 or the bump bonding pads 320 through the first openings. The first redistribution wiring 112 may make contact with the second surfaces of the wiring bonding pads 310, the first surface of the wiring bonding pad 310 may be covered by the mold substrate 700, and side surfaces of the wiring bonding pad 310 may be covered by the first insulation layer 110.
  • Further, the redistribution wiring layer 100 may further include second, third, fourth and fifth insulation layers 120, 130, 140 and 150 and second, third and fourth redistribution wirings 122, 132 and 142 sequentially formed on the first insulation layer 110.
  • Outer connection members 800 may be disposed on portions of the fourth redistribution wirings 142. For example, the outer connection member 800 may include a solder ball.
  • Hereinafter, a method of manufacturing the semiconductor package in FIG. 28 will be explained.
  • FIGS. 29 to 37 are views illustrating a method of manufacturing a semiconductor package in accordance with an example embodiment. FIGS. 29, 31, 32, 33, 34, 35, 36 and 37 are cross-sectional views illustrating the method of manufacturing a semiconductor package. FIG. 30 is a plan view of FIG. 29.
  • Referring to FIGS. 29 and 30, after a metal layer 50 is formed on a dummy substrate 10, a plurality of relay bonding pads 310, 320 may be formed on the metal layer 50.
  • In some example embodiments, the metal layer 50 may be formed by, for example, a plating process, a deposition process and a patterning process, and then may be adhered on the dummy substrate 10. The metal layer 50 may have protrusions 52 and 54 for forming relay bonding pad portions. The metal layer 50 may include a single metal layer or a plurality of metal layers. For example, the metal layer 50 may include a metal (e.g., gold (Au), copper (Cu), or aluminum (Al)), or a metal alloy (e.g., nickel/gold (Ni/Au) or tin/copper (Sn/Cu)). An insulation layer 60 may be formed on the metal layer 60, and may have openings exposing the protrusions 52 and 54 respectively. The insulation layer 60 may include an insulating material (e.g., polymer tape or solder resist).
  • Then, the relay bonding pads 310 and 320 may be formed on the protrusions 52 and 54, respectively. The relay bonding pads 310 and 320 may include a different metal from the metal layer 50. For example, when the metal layer 50 may include copper (Cu), the relay bonding pads 310 and 320 may include gold (Au) or nickel/gold (Ni/Au).
  • The relay bonding pads 320 may be bump bonding pads. The relay bonding pads 320 may be metal bonding parts to be bonded to conductive bumps for electrical connection to a first semiconductor chip which will be stacked later. The relay bonding pads 310 may be wiring bonding pads. The relay bonding pad 310 may be metal bonding parts to be bonded to bonding wires for electrical connection to second semiconductor chips which will be stacked later.
  • Alternatively, the step of forming the insulation layer 60 may be omitted, and the relay bonding pads may be formed on the metal layer 50 in desired (or alternatively, predetermined) positions.
  • Referring to FIG. 31, after a first semiconductor chip 240 is disposed on the metal layer 50 on the dummy substrate 10, chip pads 242 of the first semiconductor chip 240 may be connected to the relay bonding pads 320 by conductive connection members 420. Then, a support member 500 may be disposed adjacent to the first semiconductor chip 240 on the metal layer 50 on the dummy substrate 10.
  • In some example embodiments, the first semiconductor chip 240 may include a plurality of the chip pads 242 on a first surface. The first semiconductor chip 240 may be arranged on the dummy substrate 10 such that the first surface of the first semiconductor chip 240 faces the dummy substrate 10. For example, the first semiconductor chip 240 may be mounted on the metal layer 50 in a flip chip bonding manner.
  • The conductive connection members 420 may be conductive bumps. In such case, the relay bonding pads 320 may be bump bonding pads. After the conductive bumps 420 are formed on the chip pads 242 on the first surface of the first semiconductor chip 240, the first semiconductor chip 240 may be mounted on the dummy substrate 10 via the conductive bumps 420. The conductive bumps 420 may be disposed on the bump bonding pads 320, respectively. Then, the conductive bumps 420 may be adhered to the bump bonding pads 320 by a reflow process to mount the first semiconductor chip 240 on the dummy substrate 10.
  • The support member 500 may be stacked on the insulation layer 60 by an adhesive layer 510. Alternatively, another semiconductor chip may be disposed instead of the support member 500.
  • Referring to FIG. 32, after a plurality of second semiconductor chips 600 is stacked on the first semiconductor chip 240 and the support member 500, chip pads 602 a, 602 b, 602 c, 602 d of the second semiconductor chip 600 may be electrically connected to the relay bonding pads 310 by conductive connection members 410. Then, a mold substrate 700 may be formed on the dummy substrate 10 to cover the first semiconductor chip 240 and the second semiconductor chips 600.
  • In some example embodiments, the second semiconductor chips 600 a, 600 b, 600 c and 600 d may include a plurality of the chip pads 602 a, 602 b, 602 c and 602 d on respective first surfaces (e.g., respective active surfaces). The second semiconductor chips 600 a, 600 b, 600 c, and 600 d may be arranged on the dummy substrate 10 such that second surfaces of the second semiconductor chip 600 opposite to the corresponding first surfaces face the dummy substrate 10.
  • A plurality of the second semiconductor chips 600 a, 600 b, 600 c and 600 d may be stacked sequentially by adhesive layers 610. The second semiconductor chips 600 a, 600 b, 600 c and 600 d may be staked in a cascade structure. The second semiconductor chips may be offset to each other. An area of the second semiconductor chip is greater than an area of the first semiconductor chip or the support member when viewed in a plan view.
  • The conductive connection members 410 may be bonding wires. In such case, the relay bonding pads 310 may be wiring bonding pads. A wiring bonding process may be performed to electrically connect the chip pads of the second semiconductor chips 600 and the wiring bonding pads 310 to each other with the bonding wires 410. Thus, end portions of the bonding wires may be bonded to first surfaces of the wiring bonding pads 310, respectively.
  • Then, a molded underfill (MUF) process may be performed to mold a molding member on the insulation layer 60, to form the mold substrate 700 covering the first semiconductor chip 240, the support member 500 and the second semiconductor chips 600. For example, the mold substrate 700 may include an epoxy molding compound.
  • Referring to FIGS. 33 and 34, the structure including the mold substrate 700 formed therein in FIG. 32 may be reversed, and then, the dummy substrate 10, the metal layer 50 and the insulation layer 60 may be removed from the mold substrate 700.
  • For example, after the dummy substrate 10 is removed, a selective etch process may be performed to remove the metal layer 50 and the insulation layer 60.
  • Thus, the relay bonding pads 310 and the bump bonding pads 320 may be exposed from the first surface 702 of the mold substrate 700.
  • Referring to FIG. 35, a first insulation layer 110 having first openings 111, which expose the wiring bonding pads 310 and the bump bonding pads, respectively, may be formed on the first surface 702 of the mold substrate 700.
  • In some example embodiments, after the first insulation layer 111 is formed to cover the first surface 702 of the mold substrate 700, the wiring bonding pads 310 and the bump bonding pads 320, the first insulation layer may be patterned to form the first openings 111 to expose the wiring bonding pads 310 and the bump bonding pads 320, respectively.
  • For example, the first insulation layer 110 may include polymer, a dielectric material, etc. The first insulation layer 110 may be formed by a vapor deposition process, a spin coating process, etc.
  • Referring to FIG. 36, first redistribution wirings 112 may be formed on the first insulation layer 110 to make contact with the wiring bonding pads 310 and the bump bonding pads 320 through the first openings 111, respectively.
  • In some example embodiments, the first redistribution wirings 112 may be formed on portions of the first insulation layer 110, the wiring bonding pads 310, and the bump bonding pads 320. The first redistribution wirings 112 may be formed by forming a seed layer on the portions of the first insulation layer 110 and on the first openings 111, pattering the seed layer, and performing an electroplating process.
  • Accordingly, at least portions of the first redistribution wirings 112 may make contact with the wiring bonding pads 310 or the bump bonding pads 320 through the first openings.
  • Referring to FIG. 37, processes the same as or substantially similar to the processes described with reference to FIGS. 35 and 36 may be performed to form a redistribution wiring layer 100 on the first surface 702 of the mold substrate 700, and then, outer connection members 800 may be formed on the redistribution wiring layer 100.
  • In some example embodiments, the redistribution wiring layer 100, which includes redistribution wirings electrically connected to the wiring bonding pads 310 or the bump bonding pads 320, may be formed on the first surface 702 of the mold substrate 700. Thus, the redistribution wiring layer 100 may be formed to include fan out type solder ball landing pads, which are formed on the mold substrate 700, and correspond to each die of a wafer by performing semiconductor manufacturing processes.
  • Then, the outer connection members 800 may be formed on the redistribution wiring layer 100 to be electrically connected to the redistribution wirings.
  • Then, a sawing process may be performed to divide the mold substrate 700 individually to complete a fan out wafer level package including the mold substrate 700 having the relay bonding pads 310 and 320, and the redistribution wiring layer 100 on the mold substrate 700.
  • The aforementioned methods of manufacturing the semiconductor package may be applied to manufacture semiconductor packages including logic devices and memory devices. For example, the semiconductor package may include logic devices (e.g., central processing units (CPUs), main processing units (MPUs), or application processors (APs)), and volatile memory devices (e.g., DRAM devices or SRAM devices), or non-volatile memory devices (e.g., flash memory devices, PRAM devices, MRAM devices, or ReRAM devices).
  • The foregoing example embodiments are illustrative and are not to intended to be construed as limiting thereof. Although a few example embodiments have been described, those skilled in the art will readily appreciate that many modifications are possible in example embodiments without materially departing from the novel teachings and advantages of the present inventive concepts. Accordingly, all such modifications are intended to be included within the scope of example embodiments as defined in the claims.

Claims (20)

What is claimed is:
1. A semiconductor package, comprising:
a mold substrate;
a first semiconductor chip, a support member and a plurality of second semiconductor chips in the mold substrate, the first semiconductor chip including first chips pads, the second semiconductor chip including second chip pads;
wiring bonding pads at a first surface of the mold substrate, the wiring bonding pads connected to the first chip pads and the second chip pads by bonding wires, at least a portion of each of the wiring bonding pads embedded within the mold substrate; and
a redistribution wiring layer covering the first surface of the mold substrate, the redistribution wiring layer including redistribution wirings, the redistribution wirings connected to the wiring bonding pads,
wherein at least a portion of the first semiconductor chip and at least a portion of the support member are exposed from the first surface of the mold substrate such that the at least a portion of the first semiconductor chip and the at least a portion of the support member are in contact with the redistribution wiring layer, and
wherein the plurality of second semiconductor chips are stacked on the first semiconductor chip and the support member in the mold substrate.
2. The semiconductor package of claim 1, wherein a thickness of the first semiconductor chip is the same as a thickness of the support member.
3. The semiconductor package of claim 1, wherein the second semiconductor chips are mounted on the first semiconductor chip and the support member using an adhesive film that is in contact with the first semiconductor chip and the support member.
4. The semiconductor package of claim 1, wherein the first semiconductor chip and the support member are arranged on the redistribution wiring layer to be spaced apart from each other.
5. The semiconductor package of claim 1, wherein the redistribution wiring layer comprises a first insulation layer, which is on the first surface of the mold substrate and includes openings exposing the wiring bonding pads.
6. The semiconductor package of claim 1, wherein the first chip pads are on a third surface of the first semiconductor chip and a fourth surface of the first semiconductor chip opposite to the first surface is in contact with the redistribution wiring layer.
7. The semiconductor package of claim 6, wherein the fourth surface of the first semiconductor chip is exposed from the first surface of the mold substrate.
8. The semiconductor package of claim 6, wherein a fifth surface of the support member is in contact with the redistribution wiring layer and the fifth surface of the support member is exposed from the first surface of the mold substrate.
9. The semiconductor package of claim 8, wherein the fourth surface of the first semiconductor chip and the fifth surface of the support member are coplanar with the redistribution wiring layer.
10. The semiconductor package of claim 1, wherein a seventh surface of each of the wiring bonding pads is exposed from the first surface of the mold substrate, and each of the bonding wires is bonded to an eighth surface of each of the wiring bonding pads opposite to the seventh surface.
11. A semiconductor package, comprising:
a redistribution wiring layer including redistribution wirings and fan out type landing pads connected to the redistribution wirings, the redistribution wiring layer having a first surface and a second surface that are opposite to each other;
a first semiconductor chip on the first surface of the redistribution wiring layer, the first semiconductor chip including a third surface having first chip pads thereon and a fourth surface facing the redistribution wiring layer and opposite to the third surface;
a support member on the first surface of the redistribution wiring layer to be spaced apart from the first semiconductor chip;
a plurality of second semiconductor chips stacked on the first semiconductor chip and the support member;
wiring bonding pads at the first surface of the redistribution wiring layer such that a fifth surface of each of the wiring bonding pads is above the redistribution wiring layer, and a sixth surface of each of the wiring bonding pads opposite to the fifth surface is coplanar with the first surface of the redistribution wiring layer, the wiring bonding pads connected to corresponding ones of the redistribution wirings;
bonding wires connecting the first chip pads with the wiring boding pads such that the first chip pads are connected to corresponding ones of the fan out type landing pads on the second surface of the redistribution wiring layer; and
a mold substrate on the redistribution wiring layer, the mold substrate covering the first semiconductor chip, the support member, the second semiconductor chips, the wiring bonding pads and the bonding wires such that at least a portion of the first semiconductor chip and at least a portion of the support member are exposed from a seventh surface of the mold substrate that faces the first surface of the redistribution wiring layer.
12. The semiconductor package of claim 11, wherein the at least a portion of the first semiconductor chip and the at least a portion of the support member are in contact with the first surface of the redistribution wiring layer.
13. The semiconductor package of claim 11, wherein the wiring bonding pads are on the first surface of the redistribution wiring layer.
14. The semiconductor package of claim 11, wherein a thickness of the first semiconductor chip is the same as a thickness of the support member.
15. The semiconductor package of claim 11, wherein the second semiconductor chips are mounted on the first semiconductor chip and the support member using an adhesive film that is in contact with the first semiconductor chip and the support member.
16. The semiconductor package of claim 11, wherein the first semiconductor chip and the support member are arranged on the redistribution wiring layer to be spaced apart from each other.
17. The semiconductor package of claim 11, wherein the redistribution wiring layer comprises a first insulation layer, which is on the seventh surface of the mold substrate and includes openings exposing the wiring bonding pads.
18. The semiconductor package of claim 11, wherein the fourth surface of the first semiconductor chip is in contact with the first surface of the redistribution wiring layer.
19. The semiconductor package of claim 18, wherein the fourth surface of the first semiconductor chip is exposed from the seventh surface of the mold substrate.
20. The semiconductor package of claim 19, wherein a ninth surface of the support member is in contact with the first surface of the redistribution wiring layer and the ninth surface of the support member is exposed from the seventh surface of the mold substrate.
US16/709,001 2016-11-02 2019-12-10 Semiconductor package and method of manufacturing the semiconductor package Abandoned US20200118993A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US16/709,001 US20200118993A1 (en) 2016-11-02 2019-12-10 Semiconductor package and method of manufacturing the semiconductor package
US17/376,865 US11901348B2 (en) 2016-11-02 2021-07-15 Semiconductor package and method of manufacturing the semiconductor package

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR10-2016-0145316 2016-11-02
KR1020160145316A KR102591618B1 (en) 2016-11-02 2016-11-02 Semiconductor package and method of manufacturing the semiconductor package
US15/791,831 US20180122789A1 (en) 2016-11-02 2017-10-24 Semiconductor package and method of manufacturing the semiconductor package
US16/709,001 US20200118993A1 (en) 2016-11-02 2019-12-10 Semiconductor package and method of manufacturing the semiconductor package

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US15/791,831 Continuation US20180122789A1 (en) 2016-11-02 2017-10-24 Semiconductor package and method of manufacturing the semiconductor package

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US17/376,865 Continuation US11901348B2 (en) 2016-11-02 2021-07-15 Semiconductor package and method of manufacturing the semiconductor package

Publications (1)

Publication Number Publication Date
US20200118993A1 true US20200118993A1 (en) 2020-04-16

Family

ID=62022632

Family Applications (3)

Application Number Title Priority Date Filing Date
US15/791,831 Abandoned US20180122789A1 (en) 2016-11-02 2017-10-24 Semiconductor package and method of manufacturing the semiconductor package
US16/709,001 Abandoned US20200118993A1 (en) 2016-11-02 2019-12-10 Semiconductor package and method of manufacturing the semiconductor package
US17/376,865 Active 2038-10-02 US11901348B2 (en) 2016-11-02 2021-07-15 Semiconductor package and method of manufacturing the semiconductor package

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US15/791,831 Abandoned US20180122789A1 (en) 2016-11-02 2017-10-24 Semiconductor package and method of manufacturing the semiconductor package

Family Applications After (1)

Application Number Title Priority Date Filing Date
US17/376,865 Active 2038-10-02 US11901348B2 (en) 2016-11-02 2021-07-15 Semiconductor package and method of manufacturing the semiconductor package

Country Status (3)

Country Link
US (3) US20180122789A1 (en)
KR (1) KR102591618B1 (en)
CN (1) CN108010886B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI780598B (en) * 2020-08-28 2022-10-11 日商鎧俠股份有限公司 semiconductor device
US11631660B2 (en) 2020-08-24 2023-04-18 Samsung Electronics Co., Ltd. Semiconductor package
EP4270456A3 (en) * 2022-04-25 2024-02-07 Nxp B.V. Semiconductor packages with wiring on re-distributed bumps

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9922964B1 (en) 2016-09-19 2018-03-20 Taiwan Semiconductor Manufacturing Co., Ltd. Package structure with dummy die
US20190103357A1 (en) * 2017-09-29 2019-04-04 Intel Corporation Methods of forming package on package assemblies with reduced z height and structures formed thereby
KR102475818B1 (en) * 2018-01-18 2022-12-08 에스케이하이닉스 주식회사 Semiconductor package including multi-dies stack and method of fabricating the same
KR102438456B1 (en) * 2018-02-20 2022-08-31 삼성전자주식회사 Semiconductor package and method of manufacturing the semiconductor package
JP2019161007A (en) * 2018-03-13 2019-09-19 株式会社東芝 Semiconductor device and manufacturing method thereof
KR102164795B1 (en) * 2018-09-06 2020-10-13 삼성전자주식회사 Fan-out semiconductor package
CN109786347A (en) * 2018-12-20 2019-05-21 华进半导体封装先导技术研发中心有限公司 The fan-out package structure and packaging method of chip
KR20210044508A (en) * 2019-10-15 2021-04-23 에스케이하이닉스 주식회사 Semiconductor package including stacked semiconductor chips
US11716117B2 (en) * 2020-02-14 2023-08-01 Texas Instruments Incorporated Circuit support structure with integrated isolation circuitry
US11482504B2 (en) * 2020-09-16 2022-10-25 Micron Technology, Inc. Edge-notched substrate packaging and associated systems and methods
US11824032B2 (en) * 2021-03-18 2023-11-21 Taiwan Semiconductor Manufacturing Company Limited Die corner removal for underfill crack suppression in semiconductor die packaging

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6621155B1 (en) * 1999-12-23 2003-09-16 Rambus Inc. Integrated circuit device having stacked dies and impedance balanced transmission lines
JP2002158312A (en) * 2000-11-17 2002-05-31 Oki Electric Ind Co Ltd Semiconductor package for three-dimensional mounting, its manufacturing method and semiconductor device
JP2003007902A (en) 2001-06-21 2003-01-10 Shinko Electric Ind Co Ltd Electronic component mounting substrate and mounting structure
US7423336B2 (en) * 2002-04-08 2008-09-09 Micron Technology, Inc. Bond pad rerouting element, rerouted semiconductor devices including the rerouting element, and assemblies including the rerouted semiconductor devices
KR20060068977A (en) * 2004-12-17 2006-06-21 삼성전자주식회사 Multichip package and manufacturing method thereof
US20060267173A1 (en) 2005-05-26 2006-11-30 Sandisk Corporation Integrated circuit package having stacked integrated circuits and method therefor
US7902660B1 (en) * 2006-05-24 2011-03-08 Amkor Technology, Inc. Substrate for semiconductor device and manufacturing method thereof
US20080029884A1 (en) * 2006-08-03 2008-02-07 Juergen Grafe Multichip device and method for producing a multichip device
KR100817078B1 (en) 2006-12-05 2008-03-26 삼성전자주식회사 System-in package and method of manufacturing the same
KR20080102022A (en) * 2007-05-17 2008-11-24 삼성전자주식회사 Methods of fabricating circuit board and semiconductor package, and circuit board and semiconductor package fabricated by the methods
US7867819B2 (en) 2007-12-27 2011-01-11 Sandisk Corporation Semiconductor package including flip chip controller at bottom of die stack
US7989941B2 (en) 2008-03-19 2011-08-02 Stats Chippac Ltd. Integrated circuit package system with support structure for die overhang
KR20100049283A (en) * 2008-11-03 2010-05-12 삼성전자주식회사 Semiconductor package and method for manufacturing of the same
US8278746B2 (en) * 2010-04-02 2012-10-02 Advanced Semiconductor Engineering, Inc. Semiconductor device packages including connecting elements
KR101774938B1 (en) 2011-08-31 2017-09-06 삼성전자 주식회사 Semiconductor package having supporting plate and method of forming the same
KR101909200B1 (en) * 2011-09-06 2018-10-17 삼성전자 주식회사 Semiconductor package having supporting member including passive element
JP6122290B2 (en) * 2011-12-22 2017-04-26 三星電子株式会社Ｓａｍｓｕｎｇ Ｅｌｅｃｔｒｏｎｉｃｓ Ｃｏ．，Ｌｔｄ． Semiconductor package having a rewiring layer
KR20150009146A (en) 2013-07-16 2015-01-26 삼성전자주식회사 Multi-chip package
US10074628B2 (en) * 2013-10-04 2018-09-11 Mediatek Inc. System-in-package and fabrication method thereof
US9108841B1 (en) 2014-03-05 2015-08-18 Freescale Semiconductor, Inc. Microelectronic packages having stacked accelerometer and magnetometer die and methods for the production thereof
KR102320046B1 (en) * 2014-09-19 2021-11-01 삼성전자주식회사 Semiconductor Packages Having a Cascaded Chip Stack
US9741644B2 (en) * 2015-05-04 2017-08-22 Honeywell International Inc. Stacking arrangement for integration of multiple integrated circuits
US10090241B2 (en) * 2015-05-29 2018-10-02 Taiwan Semiconductor Manufacturing Co., Ltd. Device, package structure and method of forming the same
US9673183B2 (en) * 2015-07-07 2017-06-06 Micron Technology, Inc. Methods of making semiconductor device packages and related semiconductor device packages

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11631660B2 (en) 2020-08-24 2023-04-18 Samsung Electronics Co., Ltd. Semiconductor package
TWI780598B (en) * 2020-08-28 2022-10-11 日商鎧俠股份有限公司 semiconductor device
EP4270456A3 (en) * 2022-04-25 2024-02-07 Nxp B.V. Semiconductor packages with wiring on re-distributed bumps

Also Published As

Publication number Publication date
CN108010886A (en) 2018-05-08
KR102591618B1 (en) 2023-10-19
US20210343691A1 (en) 2021-11-04
KR20180048128A (en) 2018-05-10
US11901348B2 (en) 2024-02-13
CN108010886B (en) 2023-03-28
US20180122789A1 (en) 2018-05-03

Similar Documents

Publication Publication Date Title
US11901348B2 (en) Semiconductor package and method of manufacturing the semiconductor package
US11545465B2 (en) 3D package structure and methods of forming same
CN108231601B (en) Semiconductor device and method for manufacturing the same
CN108122861B (en) Package structure with dummy die, semiconductor device and method of forming the same
CN109786266B (en) Semiconductor package and method of forming the same
US11508635B2 (en) Semiconductor package having routable encapsulated conductive substrate and method
US20240072021A1 (en) Package structure and manufacturing method thereof
KR101763019B1 (en) Smd, ipd, and/or wire mount in a package
CN113140519A (en) Wafer level package employing molded interposer
TWI721225B (en) Package structure and manufacturing method thereof
TW201742203A (en) Integrated fan-out package and method of fabricating the same
US10290610B2 (en) PoP device and method of forming the same
TWI711056B (en) Conductive pattern
US11094636B2 (en) Semiconductor package and method of manufacturing the semiconductor package
US11373955B2 (en) Semiconductor package and method of manufacturing the semiconductor package
US11145614B2 (en) Semiconductor device and method of manufacture
TW201727741A (en) Connector formation methods and packaged semiconductor devices
US7772033B2 (en) Semiconductor device with different conductive features embedded in a mold enclosing a semiconductor die and method for making same
US20190057919A1 (en) Semiconductor device and manufacturing method thereof
US20230154865A1 (en) Electronic package and manufacturing method thereof
KR20220087784A (en) Semiconductor package and method of manufacturing the semiconductor package

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KANG, TAE-HO;KIM, BO-SEONG;REEL/FRAME:051239/0517

Effective date: 20170404

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION