US20200118888A1 - Gate formation scheme for n-type and p-type transistors having separately tuned threshold voltages - Google Patents
Gate formation scheme for n-type and p-type transistors having separately tuned threshold voltages Download PDFInfo
- Publication number
- US20200118888A1 US20200118888A1 US16/157,325 US201816157325A US2020118888A1 US 20200118888 A1 US20200118888 A1 US 20200118888A1 US 201816157325 A US201816157325 A US 201816157325A US 2020118888 A1 US2020118888 A1 US 2020118888A1
- Authority
- US
- United States
- Prior art keywords
- work function
- function metal
- metal stack
- type region
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015572 biosynthetic process Effects 0.000 title description 9
- 229910052751 metal Inorganic materials 0.000 claims abstract description 214
- 239000002184 metal Substances 0.000 claims abstract description 214
- 239000000758 substrate Substances 0.000 claims abstract description 54
- 238000000034 method Methods 0.000 claims abstract description 52
- 238000000151 deposition Methods 0.000 claims abstract description 13
- 239000004065 semiconductor Substances 0.000 claims description 59
- 238000004519 manufacturing process Methods 0.000 claims description 47
- 230000002000 scavenging effect Effects 0.000 claims description 39
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 6
- 239000000463 material Substances 0.000 description 31
- 150000002739 metals Chemical class 0.000 description 20
- 230000008569 process Effects 0.000 description 20
- 108091093018 PVT1 Proteins 0.000 description 15
- 238000000231 atomic layer deposition Methods 0.000 description 7
- 238000005516 engineering process Methods 0.000 description 7
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 229910052782 aluminium Inorganic materials 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 5
- 230000004888 barrier function Effects 0.000 description 5
- 230000008021 deposition Effects 0.000 description 5
- 229910044991 metal oxide Inorganic materials 0.000 description 5
- 150000004706 metal oxides Chemical class 0.000 description 5
- 239000010936 titanium Substances 0.000 description 5
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 238000013461 design Methods 0.000 description 4
- 239000012212 insulator Substances 0.000 description 4
- 238000001459 lithography Methods 0.000 description 4
- 239000000203 mixture Substances 0.000 description 4
- 229910052719 titanium Inorganic materials 0.000 description 4
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- -1 but not limited to Substances 0.000 description 3
- 229910017052 cobalt Inorganic materials 0.000 description 3
- 239000010941 cobalt Substances 0.000 description 3
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 3
- 230000000295 complement effect Effects 0.000 description 3
- 238000005137 deposition process Methods 0.000 description 3
- 230000005669 field effect Effects 0.000 description 3
- 238000002955 isolation Methods 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 229910052697 platinum Inorganic materials 0.000 description 3
- 238000012546 transfer Methods 0.000 description 3
- 229910000838 Al alloy Inorganic materials 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- 229910000673 Indium arsenide Inorganic materials 0.000 description 2
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 2
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 229910001069 Ti alloy Inorganic materials 0.000 description 2
- 229910010038 TiAl Inorganic materials 0.000 description 2
- 229910010041 TiAlC Inorganic materials 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 239000007795 chemical reaction product Substances 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000002019 doping agent Substances 0.000 description 2
- 238000004070 electrodeposition Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 2
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000002135 nanosheet Substances 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 238000005457 optimization Methods 0.000 description 2
- 229910052763 palladium Inorganic materials 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 239000000047 product Substances 0.000 description 2
- 238000004151 rapid thermal annealing Methods 0.000 description 2
- 229910052707 ruthenium Inorganic materials 0.000 description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910000951 Aluminide Inorganic materials 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910000927 Ge alloy Inorganic materials 0.000 description 1
- 241000208152 Geranium Species 0.000 description 1
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 1
- 229910000676 Si alloy Inorganic materials 0.000 description 1
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 1
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 1
- 229910026551 ZrC Inorganic materials 0.000 description 1
- AXQKVSDUCKWEKE-UHFFFAOYSA-N [C].[Ge].[Si] Chemical compound [C].[Ge].[Si] AXQKVSDUCKWEKE-UHFFFAOYSA-N 0.000 description 1
- OTCHGXYCWNXDOA-UHFFFAOYSA-N [C].[Zr] Chemical compound [C].[Zr] OTCHGXYCWNXDOA-UHFFFAOYSA-N 0.000 description 1
- XWCMFHPRATWWFO-UHFFFAOYSA-N [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] Chemical compound [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] XWCMFHPRATWWFO-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- CEPICIBPGDWCRU-UHFFFAOYSA-N [Si].[Hf] Chemical compound [Si].[Hf] CEPICIBPGDWCRU-UHFFFAOYSA-N 0.000 description 1
- ILCYGSITMBHYNK-UHFFFAOYSA-N [Si]=O.[Hf] Chemical compound [Si]=O.[Hf] ILCYGSITMBHYNK-UHFFFAOYSA-N 0.000 description 1
- CAVCGVPGBKGDTG-UHFFFAOYSA-N alumanylidynemethyl(alumanylidynemethylalumanylidenemethylidene)alumane Chemical compound [Al]#C[Al]=C=[Al]C#[Al] CAVCGVPGBKGDTG-UHFFFAOYSA-N 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- VKJLWXGJGDEGSO-UHFFFAOYSA-N barium(2+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[Ti+4].[Ba+2] VKJLWXGJGDEGSO-UHFFFAOYSA-N 0.000 description 1
- 210000000746 body region Anatomy 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000001311 chemical methods and process Methods 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 229910021419 crystalline silicon Inorganic materials 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 230000005672 electromagnetic field Effects 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 1
- 229910000449 hafnium oxide Inorganic materials 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- WHJFNYXPKGDKBB-UHFFFAOYSA-N hafnium;methane Chemical compound C.[Hf] WHJFNYXPKGDKBB-UHFFFAOYSA-N 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 229910052746 lanthanum Inorganic materials 0.000 description 1
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 description 1
- JQJCSZOEVBFDKO-UHFFFAOYSA-N lead zinc Chemical compound [Zn].[Pb] JQJCSZOEVBFDKO-UHFFFAOYSA-N 0.000 description 1
- 229910052749 magnesium Inorganic materials 0.000 description 1
- 239000011777 magnesium Substances 0.000 description 1
- 235000012054 meals Nutrition 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 150000001247 metal acetylides Chemical class 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- KJXBRHIPHIVJCS-UHFFFAOYSA-N oxo(oxoalumanyloxy)lanthanum Chemical compound O=[Al]O[La]=O KJXBRHIPHIVJCS-UHFFFAOYSA-N 0.000 description 1
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000005389 semiconductor device fabrication Methods 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- UVGLBOPDEUYYCS-UHFFFAOYSA-N silicon zirconium Chemical compound [Si].[Zr] UVGLBOPDEUYYCS-UHFFFAOYSA-N 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- VEALVRVVWBQVSL-UHFFFAOYSA-N strontium titanate Chemical compound [Sr+2].[O-][Ti]([O-])=O VEALVRVVWBQVSL-UHFFFAOYSA-N 0.000 description 1
- CZXRMHUWVGPWRM-UHFFFAOYSA-N strontium;barium(2+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[O-2].[Ti+4].[Sr+2].[Ba+2] CZXRMHUWVGPWRM-UHFFFAOYSA-N 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 229910001936 tantalum oxide Inorganic materials 0.000 description 1
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- MTPVUVINMAGMJL-UHFFFAOYSA-N trimethyl(1,1,2,2,2-pentafluoroethyl)silane Chemical compound C[Si](C)(C)C(F)(F)C(F)(F)F MTPVUVINMAGMJL-UHFFFAOYSA-N 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 229910052726 zirconium Inorganic materials 0.000 description 1
- 229910001928 zirconium oxide Inorganic materials 0.000 description 1
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
- H01L27/0922—Combination of complementary transistors having a different structure, e.g. stacked CMOS, high-voltage and low-voltage CMOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28088—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being a composite, e.g. TiN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823821—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823842—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
- H01L27/0924—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4966—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2
Definitions
- the present invention relates in general to fabrication methods and resulting structures for semiconductor devices. More specifically, the present invention relates to fabrication methods and resulting structures for gates of n-type and p-type transistors having separately tuned threshold voltages.
- Typical semiconductor devices are formed using active regions of a wafer.
- the active regions are defined by isolation regions used to separate and electrically isolate adjacent semiconductor devices.
- each MOSFET has a source and a drain that are formed in an active region of a semiconductor layer by implanting n-type or p-type impurities in the layer of semiconductor material.
- a channel (or body) region Disposed between the source and the drain is a channel (or body) region.
- a gate electrode Disposed above the body region is a gate electrode. The gate electrode and the body are spaced apart by a gate dielectric layer.
- a transistor is essentially a switch. When a voltage greater than a threshold (Vt) is applied to transistor gate, the transistor/switch is turned on, and current flows from the transistor's source through the channel to the drain. When the voltage at the gate is less than Vt, the switch is off, and current does not flow through the transistor.
- Vt a threshold
- the number of different Vt levels available on a process have proliferated. Multiple Vt levels allow designers to select the best option for each section of a design by trading-off power and performance.
- Embodiments of the invention are directed to a method of fabricating gate stacks over channel fins in an n-type region and a p-type region of a substrate.
- a non-limiting example of the method includes forming a first channel fin in an n-type region of a substrate, forming a second channel fin in a p-type region of the substrate, and depositing a gate dielectric over the substrate and the first and second channel fins.
- a work function metal stack is deposited over the gate dielectric, the first channel fin in the n-type region, and the second channel fin in the p-type region.
- the work function metal stack over the gate dielectric and the first channel fin in the n-type region forms a first work function metal stack.
- the work function metal stack over the gate dielectric and the second fin in the p-type region forms a second work function metal stack.
- the first work function metal stack includes at least one shared layer of work function metal that is shared with the second work function metal stack.
- Embodiments of the invention are directed to a method of fabricating gate stacks over channel fins in an n-type region and a p-type region of a substrate.
- a non-limiting example of the method includes forming a first channel fin and a second channel fin in an n-type region of a substrate, forming a third channel fin and a fourth channel fin in a p-type region of the substrate, and depositing a gate dielectric over the substrate and the first, second, third and fourth channel fins.
- a work function metal stack is deposited over the gate dielectric, the first channel fin in the n-type region, the second channel fin in the n-type region, the third channel fin in the p-type region, and the fourth channel fin in the p-type region.
- the work function metal stack over the gate dielectric and the first channel fin in the n-type region forms a first work function metal stack.
- the work function metal stack over the gate dielectric and the second channel fin in the n-type region forms a second work function metal stack.
- the work function metal stack over the gate dielectric and the third channel fin in the p-type region forms a third work function metal stack.
- the work function metal stack over the gate dielectric and the fourth fin in the p-type region forms a fourth work function metal stack.
- the first work function metal stack includes at least one shared layer of work function metal that is shared with at least one of the second work function metal stack, the third work function metal stack, and the fourth work function metal stack.
- the second work function metal stack includes at least one shared layer of work function metal that is shared with the third work function metal stack.
- the third work function metal stack includes at least one shared layer of work function metal that is shared with the fourth work function metal stack.
- Embodiments of the invention are directed to a semiconductor wafer structure having a configuration of gate stacks over channel fins in an n-type region and a p-type region of a substrate.
- the wafer structure includes a first channel fin in an n-type region of a substrate, a second channel fin in a p-type region of the substrate, and a gate dielectric over the substrate and the first and second channel fins.
- a work function metal stack is over the gate dielectric, the first channel fin in the n-type region, and the second channel fin in the p-type region.
- the work function metal stack over the gate dielectric and the first channel fin in the n-type region forms a first work function metal stack.
- the work function metal stack over the gate dielectric and the second fin in the p-type region forms a second work function metal stack.
- the first work function metal stack includes at least one shared layer of work function metal that is shared with the second work function metal stack.
- FIG. 1 depicts a three-dimensional view of an exemplary configuration of a FinFET device capable of incorporating a gate formation scheme in accordance with aspects of the invention
- FIGS. 2-15 depict various cross-sectional views of a non-planar fin-based transistor structure after various fabrication operations for implementing a gate formation scheme configured and arranged to provide separately tunable threshold voltages in accordance with aspects of the invention, in which:
- FIG. 2 depicts a cross-sectional view of a portion of a semiconductor wafer after initial fabrication operations according to embodiments of the invention
- FIG. 3 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention
- FIG. 4 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention
- FIG. 5 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention
- FIG. 6 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention
- FIG. 7 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention.
- FIG. 8 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention.
- FIG. 9 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention.
- FIG. 10 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention.
- FIG. 11 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention.
- FIG. 12 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention
- FIG. 13 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention
- FIG. 14 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention.
- FIG. 15 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention.
- FIG. 16 depicts a cross-sectional of view of a portion of a semiconductor wafer illustrating an example of a shared gate between an n-type FET (NFET) and a p-type FET (PFET), wherein the threshold voltage of the NFET portion of the shared gate could be similar to or different from the threshold voltage of the PFET portion of the shared gate in accordance with aspects of the invention;
- NFET n-type FET
- PFET p-type FET
- FIG. 17 depicts a cross-sectional of view of a portion of a semiconductor wafer illustrating another example of a shared gate between an NFET and a PFET, wherein the threshold voltage of the NFET portion of the shared gate is different than the threshold voltage of the PFET portion of the shared gate in accordance with aspects of the invention
- FIG. 18 depicts a cross-sectional of view of a portion of a semiconductor wafer illustrating another example of a shared gate between an NFET and a PFET, wherein the threshold voltage of the NFET portion of the shared gate could be similar to or different from the threshold voltage of the PFET portion of the shared gate in accordance with aspects of the invention.
- FIG. 19 depicts a cross-sectional of view of a portion of a semiconductor wafer illustrating another example of a shared gate between an NFET and a PFET, wherein the threshold voltage of the NFET portion of the shared gate is different than the threshold voltage of the PFET portion of the shared gate in accordance with aspects of the invention.
- CMOS complementary metal oxide semiconductor
- MOSFET-based ICs are fabricated using so-called complementary metal oxide semiconductor (CMOS) fabrication technologies.
- CMOS is a technology that uses complementary and symmetrical pairs of p-type and n-type MOSFETs to implement logic functions.
- the channel region connects the source and the drain, and electrical current flows through the channel region from the source to the drain. The electrical current flow is induced in the channel region by a voltage applied at the gate electrode.
- FIG. 1 depicts a three-dimensional view of an exemplary FinFET 100 , which includes a shallow trench isolation (STI) region 104 for isolation of active areas from one another.
- STI shallow trench isolation
- the basic electrical layout and mode of operation of FinFET 100 do not differ significantly from a traditional field effect transistor.
- FinFET 100 includes a semiconductor substrate 102 , local STI region 104 , a fin 106 , and a gate 114 having a gate oxide layer (not shown) between the gate and the fin, configured and arranged as shown.
- Fin 106 includes a source region 108 , a drain region 110 and a channel region 112 , wherein gate 114 extends over the top and sides of channel region 112 .
- a single fin is shown in FIG. 1 .
- FinFET devices are fabricated having multiple fins formed on local STI region 104 and substrate 102 .
- Substrate 102 can be silicon
- local STI region 104 can be an oxide (e.g., SiO 2 ).
- Fin 106 can be silicon, SiGe, or any other channel materials.
- Gate 114 controls the source to drain current flow (labeled ELECTRICITY FLOW in FIG. 1 ).
- source 108 , drain 110 and channel 112 are built as a three-dimensional bar on top of local STI region 104 and semiconductor substrate 102 .
- the three-dimensional bar is the aforementioned “fin 106 ,” which serves as the body of the device.
- the gate electrode is then wrapped over the top and sides of the fin, and the portion of the fin that is under the gate electrode functions as the channel.
- the source and drain regions are the portions of the fin on either side of the channel that are not under the gate electrode.
- the source and drain regions can be suitably doped to produce the desired FET polarity, as is known in the art.
- the dimensions of the fin establish the effective channel length for the transistor.
- Vt level of a MOSFET is the voltage that is required to turn the transistor on.
- power and performance optimization have become increasingly important, the number of different Vt levels available on a process have proliferated. Multiple Vt levels allow designers to select the best option for each section of a design by trading-off power and performance.
- Vt is determined by several factors including the WF of the gate metal stack. It is generally desirable to provide different types of WFM in the gate electrode metal stacks, one for PFET transistors and one for the NFET transistors. The use of dual/multiple WFMs is part of optimizing the NFET and PFET Vt levels.
- FIGS. 2-15 depict various cross-sectional views of a portion of a semiconductor wafer 200 after various fabrication operations for implementing a gate formation scheme configured and arranged to provide separately tunable Vt levels in accordance with aspects of the invention.
- the cross-sectional views shown in FIGS. 2-15 are looking at the semiconductor wafer 200 in the z-axis direction of the FinFET 100 (shown in FIG. 1 ), and the cross-sections shown in FIGS. 2-15 are cut through the gate 114 (shown in FIG. 1 ) along the x-axis.
- the gate formation scheme depicted in FIGS. 2-15 can be utilized to fabricate multiple instances of the FinFET 100 , wherein the gate 114 of each instance of FinFET 100 instance includes a gate stack fabricated in accordance with aspects of the invention to have a tunable Vt level.
- known semiconductor fabrication operations have been used to form the semiconductor wafer 200 to include a substrate 202 , fins 222 formed in an NFET region 210 of the wafer 200 , fins 232 formed in the NFET region 210 of the wafer 200 , fins 252 formed in a PFET region 240 of the wafer 200 , fins 262 formed in the PFET region 240 of the wafer 200 , and a gate dielectric layer (e.g., a high-k gate dielectric) 204 formed over the substrate 202 and the fins 222 , 232 , 252 , 262 .
- a gate dielectric layer e.g., a high-k gate dielectric
- the fins 222 will form the channel region of an NFET, and a gate stack will be formed on the fins 222 , wherein the gate stack is configured to provide a Vt level of NVt 220 .
- the fins 232 will form the channel region of an NFET, and a gate stack will be formed on the fins 232 , wherein the gate stack is configured to provide a Vt level of NVt 230 .
- the fins 252 will form the channel region of a PFET, and a gate stack will be formed on the fins 252 , wherein the gate stack is configured to provide a Vt level of PVt 250 .
- the fins 262 will form the channel region of a PFET, and a gate stack will be formed on the fins 262 , wherein the gate stack is configured to provide a Vt level of PVt 260 .
- a single instance of each of the fins 222 , 232 , 252 , 262 is depicted in FIGS. 2-15 , it is understood that, in practice, the NFET region 210 will include multiple instances of each fin 222 , 232 , and the PFET region 240 will include multiple instances of each fin 252 , 262 .
- the FET devices that will be formed in the NFET region 210 and the PFET region 240 of the wafer 200 will be fabricated in accordance with CMOS architectures and fabrication technology that uses complementary and symmetrical pairs of p-type and n-type MOSFETs to implement logic functions. Accordingly, a variety of NFET and PFET shared gate pairs 200 A, 200 B, 200 C, 200 D (shown in FIGS. 16-19 ) can be formed in accordance with aspects of the invention.
- poly-silicon gates i.e., dummy gates
- dummy gates have been removed from between gate spacers (not shown) and from over/around the fins 222 , 232 , 252 , 262 , and the removed dummy gate will be replaced by a multi-Vt gate stack (e.g., as shown in FIG. 14-19 ) in accordance with aspects of the invention.
- the gate stack can be formed before or after the source and drain regions (e.g., source region 108 and drain region 110 shown in FIG. 1 ) are doped. Forming the gate stack last (i.e., after formation of the source and drain regions) is known generally as a replacement metal gate (RMG) process flow.
- RMG replacement metal gate
- the fins 222 , 232 , 252 , 262 are arranged on the substrate 202 .
- the term “substrate” can be any suitable substrate material, such as, for example, any semiconductor material including, but not limited to, silicon.
- the substrate 202 will be of a single crystalline semiconductor material, such as, for example, single crystalline silicon.
- the crystal orientation of the remaining semiconductor portion of the bulk semiconductor substrate can be ⁇ 100 ⁇ , ⁇ 110 ⁇ , ⁇ 111 ⁇ or any other of the well-known crystallographic orientations.
- each semiconductor fin 222 , 232 , 252 , 262 can include the same semiconductor material, or a different semiconductor material, from the substrate 202 .
- the substrate 202 can include an insulator layer such that a semiconductor on insulator (SOI) substrate is formed.
- SOI semiconductor on insulator
- the substrate 202 can be a bulk semiconductor substrate.
- Non-limiting examples of suitable fin materials include Si (silicon), strained Si, SiC (silicon carbide), Ge (geranium), SiGe (silicon germanium), SiGeC (silicon-germanium-carbon), Si alloys, Ge alloys, GaAs (gallium arsenide), InAs (indium arsenide), InP (indium phosphide), or any combination thereof.
- the gate dielectric layer 204 is deposited over the substrate 202 and the fins 222 , 232 , 252 , 262 are then annealed.
- the gate dielectric 204 includes an interfacial layer.
- the gate dielectric 204 can be deposited using any suitable process or any suitable combination of multiple processes, including but not limited to, thermal oxidation, chemical oxidation, thermal nitridation, plasma oxidation, plasma nitridation, atomic layer deposition (ALD), chemical vapor deposition (CVD), etc.
- the thickness of the gate dielectric 204 can range from about lnm to about 5 nm, although less thickness and greater thickness are also contemplated.
- the gate dielectric 204 can include any suitable dielectric material, including but not limited to silicon oxide, silicon nitride, silicon oxynitride, high-k materials (e.g., k>about 7.0), or any combination of these materials.
- high-k materials include but are not limited to metal oxides such as hafnium oxide, hafnium silicon oxide, hafnium silicon oxynitride, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, zirconium silicon oxynitride, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate.
- the high-k material can further include dopants such as lanthanum, aluminum, magnesium.
- known fabrication operations have been used to conformally deposit over the substrate 202 and the fins 222 , 232 , 252 , 262 an initial tri-layer of work function metals, including, for example, a barrier layer 302 , an NFET scavenging metal layer 304 , and a first capping layer 306 , configured and arranged as shown.
- the barrier layer 302 is used to prevent the scavenging metal layer 304 from directly landing on the gate dielectric layer 204 (e.g., a high-k dielectric) and degrading overall device performance.
- the barrier layer 302 can be a metal nitride such as TiN.
- the scavenging metal layer 304 is used to scavenge oxygen from the gate dielectric layer 204 (e.g., a high-k) to thereby modulate the effective work function.
- the NFET scavenging metal layer 304 can include, for example, TiAl, Ti, Al, TiAlC, NbAlC, TaAlC, NbAl, other Ti Alloys, or Al Alloys.
- the capping layer 306 is used to protect the scavenging metal layer 304 from being attacked by the various patterning materials and applied patterning process.
- the first capping layer 306 can be TiN.
- the barrier layer 302 , the NFET scavenging metal layer 304 , and the first capping layer 306 each has a substantially uniform thickness. More specifically, at this fabrication stage, the NFET scavenging metal layer 304 has a thickness of T 1 .
- Any suitable deposition process can be used to deposit the tri-layer of work function metals 302 , 304 , 306 , including, for example, an ALD deposition.
- the initial tri-layer of work function metals 302 , 304 , 306 will all contribute to the final NVt 1 220 in the NFET region 210 .
- portions of the work function metals 302 , 304 will contribute to the final NVt 2 230 in the NFET region 210 . In accordance with aspects of the invention, portions of the work function metals 302 , 304 will contribute to the final PVt 1 250 in the PFET region 240 . In accordance with aspects of the invention, none of the initial tri-layer of the work function metals 302 , 304 , 306 will contribute to the final PVt 2 260 in the PFET region 240 .
- FIG. 4 known fabrication operations have been used to deposit a mask 402 over NVt 220 in the NFET region 210 of the wafer 200 .
- removing a portion of the NFET scavenging metal layer 304 results in a NFET scavenging metal layer 304 A having a thickness dimension T 2 , wherein the NFET scavenging metal layer 304 A is over unmasked portions of the substrate 202 and the fins 232 , 252 , 262 .
- T 2 is less than T 1 .
- the work function metals 302 , 304 A will both contribute to the final NVt 2 230 in the NFET region 210 .
- the removal process for removing portions of the NFET scavenging metal layer 304 can be timed to achieve the desired resulting thickness T 2 of the NFET scavenging metal layer 304 A.
- NFET scavenging metal layer 602 has been used to conformally deposit over the wafer 200 a bi-layer of work function metals, including, for example, an NFET scavenging metal layer 602 and a second capping layer 604 , configured and arranged as shown.
- the NFET scavenging metal layer 602 and the second capping layer 604 each have substantially uniform thickness.
- only a single work function metal e.g., NFET scavenging metal layer 602
- the NFET scavenging metal layer 602 has a thickness of T 3 .
- the nFET scavenging metal layer 602 can include, for example, TiAl, Ti, Al, TiAlC, NbAlC, TaA 1 C, NbAl, other Ti Alloys, or Al Alloys.
- the NFET scavenging metal layer 602 could be formed from the same material as the NFET scavenging metal layer 304 but have different thickness.
- the NFET scavenging metal layer 602 can be formed from a different material than the NFET scavenging metal layer 304 with similar thickness or different thickness.
- the second capping layer 604 can be TiN.
- any suitable deposition process can be used to deposit the bi-layer of work function metals 602 , 604 , including, for example, an ALD deposition.
- the bi-layer work function metals 602 , 604 and the initial tri-layer of work function metals 302 , 304 , 306 will all contribute to the final NVt 1 220 in the NFET region 210 .
- the bi-layer work function metals 602 , 604 and portions of the work function metals 302 , 304 will contribute to the final NVt 2 230 in the NFET region 210 .
- the bi-layer of work function metals 602 , 604 “top off” the existing work function metal configuration by adding work function metal layers.
- these additional work function metal layers can help lower nVt 2 and increase pVt 1 to achieve the desired Vts.
- FIG. 7 known fabrication operations have been used to deposit a mask 702 over NVt 1 220 and NVt 2 230 in the NFET region 210 of the wafer 200 .
- removing a portion of the NFET scavenging metal layer 602 results in an NFET scavenging metal layer 602 A having a thickness dimension T 4 , wherein the NFET scavenging metal layer 602 A is over unmasked portions of the wafer 200 .
- the removal process for removing portions of the NFET scavenging metal layer 602 can be timed to achieve the desired resulting thickness T 4 of the NFET scavenging metal layer 602 602 A.
- T 4 is less than T 3 .
- the work function metal 602 A will contribute to the final PVt 1 250 in the PFET region 240 .
- known fabrication operations have been used to remove the mask 702 from over NVt 1 220 and NVt 2 230 in the NFET region 210 of the wafer 200
- known fabrication operations have been used to deposit a mask 1002 over NVt 1 220 and NVt 2 230 in the NFET region 210 of the wafer 200 , as well as over PVt 1 250 in the PFET region 240 of the wafer 200 .
- FIG. 11 known fabrication operations have been used to remove the NFET scavenging metal layer 602 A, the NFET scavenging metal layer 304 A, and the barrier layer 302 from over unmasked portions of the wafer 200 .
- FIG. 12 known fabrication operations have been used to remove the mask 1002 from over NVt 1 220 and NVt 2 230 in the NFET region 210 of the wafer 200 , as well as from over PVt 1 250 in the PFET region 240 of the wafer 200 .
- a layer of work function metal including, for example, a pFET work function metal layer 1302 , configured and arranged as shown.
- the PFET work function metal layer 1302 has substantially uniform thickness.
- the PFET work function metal layer 1302 could be one layer of material or a stack with several materials.
- the PFET work function metal layer 1302 can include metal nitride materials such as TiN and TaN; metals such as ruthenium, palladium, platinum, cobalt, nickel, and conductive metal oxides; or any combination thereof.
- any suitable deposition process can be used to deposit the work function metal 1302 , including, for example, an ALD deposition.
- the PFET work function metal layer 1302 sets the final PVt 2 260 in the PFET region 240 .
- an RMG process in accordance with aspects of the invention is completed by depositing a conductive metal gate 1402 over the semiconductor wafer 200 .
- the metal gate 1402 is planarized, using, for example, a CMP process, to form a planarized metal gate 1402 A.
- the conductive metal gate 1402 A, the various work function metal layers 302 , 304 , 304 A, 306 , 602 , 602 A, 604 , 1302 , and the gate dielectric 204 form the gate stacks for NVt 1 220 and NVt 2 230 in the NFET region 210 , as well as for PVt 1 250 and PVt 2 260 in the PFET region 240 .
- suitable conductive metals for the conductive metal gate 1402 A include aluminum (Al), platinum (Pt), gold (Au), tungsten (W), titanium (Ti), Cobalt (Co) or any combination thereof.
- Vt is determined by several factors including the WF of the gate metal stack. Accordingly, using the gate stack formation scheme in accordance with aspects of the invention, NVt 1 220 is influenced and/or set by the work function metal layers 302 , 304 , 306 , 602 , 604 , 1302 , NVt 230 is influenced and/or set by the work function metal layers 302 , 304 A, 602 , 604 , 1302 , PVt 1 250 is influenced and/or set by the work function metal layers 302 , 304 A, 602 A, 1302 , and PVt 2 260 is influenced and/or set by the work function meal layer 1302 .
- NVt 1 220 , NVt 2 230 , PVt 1 250 , PVt 2 260 is part of optimizing the Vt for NFET devices in the NFET region 210 , as well as optimizing Vt for PFET devices in the PFET region 240 .
- the specific materials chosen for the work function metal layers 302 , 304 , 304 A, 306 , 602 , 602 A, 604 , 1302 depends on the type of transistor.
- suitable work function metals for PFET devices include p-type work function materials such as ruthenium, palladium, platinum, cobalt, nickel, and conductive metal oxides, or any combination thereof.
- Non-limiting examples of suitable work function metals for NFET devices include n-type work function materials such as hafnium, zirconium, titanium, tantalum, aluminum, metal carbides (e.g., hafnium carbide, zirconium carbide, titanium carbide, and aluminum carbide), aluminides, or any combination thereof.
- n-type work function materials such as hafnium, zirconium, titanium, tantalum, aluminum, metal carbides (e.g., hafnium carbide, zirconium carbide, titanium carbide, and aluminum carbide), aluminides, or any combination thereof.
- the impact of the work function metal layers 302 , 304 , 304 A, 306 , 602 , 602 A, 604 , 1302 on NVt 1 220 , NVt 2 230 , PVt 1 250 , and PVt 2 260 can be tuned by adjusting a number of factors, including, for example, the type of work function material, the number of work function layers, the thickness of the work function layer, the post etch thicknesses of the work function layers (e.g., T 2 and T 4 shown in FIGS. 5 and 8 , respectively), and what work function layers are shared between different gate stacks of the NFET and PFET devices in the NFET and PFET regions 210 , 240 , respectively.
- pairs of the Vt levels NVt 1 220 , NVt 2 230 , PVt 1 250 , and PVt 2 260 are generated by shared portions of the various work function metal layers 302 , 304 , 304 A, 306 , 602 , 602 A, 604 , 1302 .
- Examples of NFET and PFET shared gate pairs include shared gate pair 200 A (NVt 1 220 and PVt 1 250 ) shown in FIG. 16 , shared gate pair 200 B (NVt 2 230 and PVt 1 250 ) shown in FIG. 17 , shared gate pair 200 C (NVt 1 220 and PVt 2 260 ) shown in FIG.
- nVt 1 is less than nVt 2
- pVt 1 could have similar Vt as nVt 2
- pVt 2 could have similar Vt as nVt 1 .
- any combination of these two Vts from each polarity is possible.
- the scavenging metal's thickness determines the work function (i.e., Vt).
- Vt work function
- a thicker device scavenging metal provides a lower work function so such a device has a lower nVt.
- NVt 1 device 220 has lower Vt than NVt 2 device 230 .
- the trend for PFET devices is the opposite. In other words, the device with thicker scavenging metal has a higher Vt. Accordingly, PVt 1 device 250 has higher Vt than PVt 2 device 260 .
- the lower Vt NFET device and the lower Vt PFET device form the shared gate to provide higher speed CMOS logic devices if they have similar Vt.
- the lower Vt NFET can form the shared gate to have CMOS logic device with higher Vt PFET devices.
- the same approach applies to higher Vt NFET devices and lower Vt PFET devices.
- device pairs with similar Vt pairs can be used to form the CMOS logic devices.
- the methods and resulting structures described herein can be used in the fabrication of IC chips.
- the resulting IC chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form.
- the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections).
- the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
- the end product can be any product that includes IC chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- a coupling of entities can refer to either a direct or an indirect coupling
- a positional relationship between entities can be a direct or indirect positional relationship.
- references in the present description to forming layer “A” over layer “B” include situations in which one or more intermediate layers (e.g., layer “C”) is between layer “A” and layer “B” as long as the relevant characteristics and functionalities of layer “A” and layer “B” are not substantially changed by the intermediate layer(s).
- compositions comprising, “comprising,” “includes,” “including,” “has,” “having,” “contains” or “containing,” or any other variation thereof, are intended to cover a non-exclusive inclusion.
- a composition, a mixture, process, method, article, or apparatus that comprises a list of elements is not necessarily limited to only those elements but can include other elements not expressly listed or inherent to such composition, mixture, process, method, article, or apparatus.
- connection can include an indirect “connection” and a direct “connection.”
- references in the specification to “one embodiment,” “an embodiment,” “an example embodiment,” etc., indicate that the embodiment described can include a particular feature, structure, or characteristic, but every embodiment may or may not include the particular feature, structure, or characteristic. Moreover, such phrases are not necessarily referring to the same embodiment. Further, when a particular feature, structure, or characteristic is described in connection with an embodiment, it is submitted that it is within the knowledge of one skilled in the art to affect such feature, structure, or characteristic in connection with other embodiments whether or not explicitly described.
- the terms “upper,” “lower,” “right,” “left,” “vertical,” “horizontal,” “top,” “bottom,” and derivatives thereof shall relate to the described structures and methods, as oriented in the drawing figures.
- the terms “overlying,” “atop,” “on top,” “positioned on” or “positioned atop” mean that a first element, such as a first structure, is present on a second element, such as a second structure, wherein intervening elements such as an interface structure can be present between the first element and the second element.
- the term “direct contact” means that a first element, such as a first structure, and a second element, such as a second structure, are connected without any intermediary conducting, insulating or semiconductor layers at the interface of the two elements.
- spatially relative terms e.g., “beneath,” “below,” “lower,” “above,” “upper,” and the like, can be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, the term “below” can encompass both an orientation of above and below. The device can be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein interpreted accordingly.
- selective to means that the first element can be etched and the second element can act as an etch stop.
- conformal e.g., a conformal layer
- the thickness of the layer is substantially the same on all surfaces, or that the thickness variation is less than 15% of the nominal thickness of the layer.
- Deposition is any process that grows, coats, or otherwise transfers a material onto the wafer.
- Available technologies include physical vapor deposition (PVD), chemical vapor deposition (CVD), electrochemical deposition (ECD), molecular beam epitaxy (MBE) and more recently, atomic layer deposition (ALD) among others.
- Removal/etching is any process that removes material from the wafer. Examples include etch processes (either wet or dry), chemical-mechanical planarization (CMP), and the like.
- Reactive ion etching is a type of dry etching that uses chemically reactive plasma to remove a material, such as a masked pattern of semiconductor material, by exposing the material to a bombardment of ions that dislodge portions of the material from the exposed surface.
- the plasma is typically generated under low pressure (vacuum) by an electromagnetic field.
- Semiconductor doping is the modification of electrical properties by doping, for example, transistor sources and drains, generally by diffusion and/or by ion implantation. These doping processes are followed by furnace annealing or by rapid thermal annealing (RTA). Annealing serves to activate the implanted dopants.
- Films of both conductors e.g., poly-silicon, aluminum, copper, etc.
- insulators e.g., various forms of silicon dioxide, silicon nitride, etc.
- Semiconductor lithography is the formation of three-dimensional relief images or patterns on the semiconductor substrate for subsequent transfer of the pattern to the substrate. In semiconductor lithography, the patterns are formed by a light sensitive polymer called a photo-resist.
- lithography and etch pattern transfer steps are repeated multiple times. Each pattern being printed on the wafer is aligned to the previously formed patterns and slowly the conductors, insulators and selectively doped regions are built up to form the final device.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Composite Materials (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Ceramic Engineering (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
Description
- The present invention relates in general to fabrication methods and resulting structures for semiconductor devices. More specifically, the present invention relates to fabrication methods and resulting structures for gates of n-type and p-type transistors having separately tuned threshold voltages.
- Typical semiconductor devices are formed using active regions of a wafer. The active regions are defined by isolation regions used to separate and electrically isolate adjacent semiconductor devices. For example, in an integrated circuit (IC) having a plurality of metal oxide semiconductor field effect transistors (MOSFETs), each MOSFET has a source and a drain that are formed in an active region of a semiconductor layer by implanting n-type or p-type impurities in the layer of semiconductor material. Disposed between the source and the drain is a channel (or body) region. Disposed above the body region is a gate electrode. The gate electrode and the body are spaced apart by a gate dielectric layer.
- A transistor is essentially a switch. When a voltage greater than a threshold (Vt) is applied to transistor gate, the transistor/switch is turned on, and current flows from the transistor's source through the channel to the drain. When the voltage at the gate is less than Vt, the switch is off, and current does not flow through the transistor. As power and performance optimization have become increasingly important, the number of different Vt levels available on a process have proliferated. Multiple Vt levels allow designers to select the best option for each section of a design by trading-off power and performance.
- Embodiments of the invention are directed to a method of fabricating gate stacks over channel fins in an n-type region and a p-type region of a substrate. A non-limiting example of the method includes forming a first channel fin in an n-type region of a substrate, forming a second channel fin in a p-type region of the substrate, and depositing a gate dielectric over the substrate and the first and second channel fins. A work function metal stack is deposited over the gate dielectric, the first channel fin in the n-type region, and the second channel fin in the p-type region. The work function metal stack over the gate dielectric and the first channel fin in the n-type region forms a first work function metal stack. The work function metal stack over the gate dielectric and the second fin in the p-type region forms a second work function metal stack. The first work function metal stack includes at least one shared layer of work function metal that is shared with the second work function metal stack.
- Embodiments of the invention are directed to a method of fabricating gate stacks over channel fins in an n-type region and a p-type region of a substrate. A non-limiting example of the method includes forming a first channel fin and a second channel fin in an n-type region of a substrate, forming a third channel fin and a fourth channel fin in a p-type region of the substrate, and depositing a gate dielectric over the substrate and the first, second, third and fourth channel fins. A work function metal stack is deposited over the gate dielectric, the first channel fin in the n-type region, the second channel fin in the n-type region, the third channel fin in the p-type region, and the fourth channel fin in the p-type region. The work function metal stack over the gate dielectric and the first channel fin in the n-type region forms a first work function metal stack. The work function metal stack over the gate dielectric and the second channel fin in the n-type region forms a second work function metal stack. The work function metal stack over the gate dielectric and the third channel fin in the p-type region forms a third work function metal stack. The work function metal stack over the gate dielectric and the fourth fin in the p-type region forms a fourth work function metal stack. The first work function metal stack includes at least one shared layer of work function metal that is shared with at least one of the second work function metal stack, the third work function metal stack, and the fourth work function metal stack. In some embodiments of the invention, the second work function metal stack includes at least one shared layer of work function metal that is shared with the third work function metal stack. In some embodiments of the invention, the third work function metal stack includes at least one shared layer of work function metal that is shared with the fourth work function metal stack.
- Embodiments of the invention are directed to a semiconductor wafer structure having a configuration of gate stacks over channel fins in an n-type region and a p-type region of a substrate. The wafer structure includes a first channel fin in an n-type region of a substrate, a second channel fin in a p-type region of the substrate, and a gate dielectric over the substrate and the first and second channel fins. A work function metal stack is over the gate dielectric, the first channel fin in the n-type region, and the second channel fin in the p-type region. The work function metal stack over the gate dielectric and the first channel fin in the n-type region forms a first work function metal stack. The work function metal stack over the gate dielectric and the second fin in the p-type region forms a second work function metal stack. The first work function metal stack includes at least one shared layer of work function metal that is shared with the second work function metal stack.
- Additional features and advantages are realized through techniques described herein. Other embodiments and aspects are described in detail herein. For a better understanding, refer to the description and to the drawings.
- The subject matter which is regarded as embodiments is particularly pointed out and distinctly claimed in the claims at the conclusion of the specification. The foregoing and other features and advantages of the embodiments are apparent from the following detailed description taken in conjunction with the accompanying drawings in which:
-
FIG. 1 depicts a three-dimensional view of an exemplary configuration of a FinFET device capable of incorporating a gate formation scheme in accordance with aspects of the invention; -
FIGS. 2-15 depict various cross-sectional views of a non-planar fin-based transistor structure after various fabrication operations for implementing a gate formation scheme configured and arranged to provide separately tunable threshold voltages in accordance with aspects of the invention, in which: -
FIG. 2 depicts a cross-sectional view of a portion of a semiconductor wafer after initial fabrication operations according to embodiments of the invention; -
FIG. 3 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention; -
FIG. 4 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention; -
FIG. 5 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention; -
FIG. 6 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention; -
FIG. 7 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention; -
FIG. 8 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention; -
FIG. 9 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention; -
FIG. 10 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention; -
FIG. 11 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention; -
FIG. 12 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention; -
FIG. 13 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention; -
FIG. 14 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention; and -
FIG. 15 depicts a cross-sectional view of a portion of a semiconductor wafer after fabrication operations according to embodiments of the invention; -
FIG. 16 depicts a cross-sectional of view of a portion of a semiconductor wafer illustrating an example of a shared gate between an n-type FET (NFET) and a p-type FET (PFET), wherein the threshold voltage of the NFET portion of the shared gate could be similar to or different from the threshold voltage of the PFET portion of the shared gate in accordance with aspects of the invention; -
FIG. 17 depicts a cross-sectional of view of a portion of a semiconductor wafer illustrating another example of a shared gate between an NFET and a PFET, wherein the threshold voltage of the NFET portion of the shared gate is different than the threshold voltage of the PFET portion of the shared gate in accordance with aspects of the invention; -
FIG. 18 depicts a cross-sectional of view of a portion of a semiconductor wafer illustrating another example of a shared gate between an NFET and a PFET, wherein the threshold voltage of the NFET portion of the shared gate could be similar to or different from the threshold voltage of the PFET portion of the shared gate in accordance with aspects of the invention; and -
FIG. 19 depicts a cross-sectional of view of a portion of a semiconductor wafer illustrating another example of a shared gate between an NFET and a PFET, wherein the threshold voltage of the NFET portion of the shared gate is different than the threshold voltage of the PFET portion of the shared gate in accordance with aspects of the invention. - It is understood in advance that although this invention includes a detailed description of exemplary gate formation schemes applied to non-planar FinFET architectures, embodiments of the invention are not limited to the particular FET architectures or materials described in this specification. Rather, embodiments of the present invention are capable of being implemented in conjunction with any other type of planar or non-planar FET architecture or material, now known or later developed. Examples of suitable FET architectures include, but are not limited to, horizontal gate all around (e.g., nanosheet) transistors and vertical gate all around transistors.
- For the sake of brevity, conventional techniques related to semiconductor device and integrated circuit (IC) fabrication may or may not be described in detail herein. Moreover, the various tasks and process steps described herein can be incorporated into a more comprehensive procedure or process having additional steps or functionality not described in detail herein. In particular, various steps in the manufacture of semiconductor devices and semiconductor-based ICs are well known and so, in the interest of brevity, many conventional steps will only be mentioned briefly herein or will be omitted entirely without providing the well-known process details.
- Turning now to a description of technologies that are more specifically relevant to the present invention, MOSFET-based ICs are fabricated using so-called complementary metal oxide semiconductor (CMOS) fabrication technologies. In general, CMOS is a technology that uses complementary and symmetrical pairs of p-type and n-type MOSFETs to implement logic functions. The channel region connects the source and the drain, and electrical current flows through the channel region from the source to the drain. The electrical current flow is induced in the channel region by a voltage applied at the gate electrode.
- One particularly advantageous type of MOSFET is known generally as a fin-type field effect transistor (FinFET).
FIG. 1 depicts a three-dimensional view of anexemplary FinFET 100, which includes a shallow trench isolation (STI)region 104 for isolation of active areas from one another. The basic electrical layout and mode of operation ofFinFET 100 do not differ significantly from a traditional field effect transistor.FinFET 100 includes asemiconductor substrate 102,local STI region 104, afin 106, and agate 114 having a gate oxide layer (not shown) between the gate and the fin, configured and arranged as shown.Fin 106 includes asource region 108, adrain region 110 and achannel region 112, whereingate 114 extends over the top and sides ofchannel region 112. For ease of illustration, a single fin is shown inFIG. 1 . In practice, FinFET devices are fabricated having multiple fins formed onlocal STI region 104 andsubstrate 102.Substrate 102 can be silicon, andlocal STI region 104 can be an oxide (e.g., SiO2).Fin 106 can be silicon, SiGe, or any other channel materials.Gate 114 controls the source to drain current flow (labeled ELECTRICITY FLOW inFIG. 1 ). In contrast to a planar MOSFET, however,source 108, drain 110 andchannel 112 are built as a three-dimensional bar on top oflocal STI region 104 andsemiconductor substrate 102. The three-dimensional bar is the aforementioned “fin 106,” which serves as the body of the device. The gate electrode is then wrapped over the top and sides of the fin, and the portion of the fin that is under the gate electrode functions as the channel. The source and drain regions are the portions of the fin on either side of the channel that are not under the gate electrode. The source and drain regions can be suitably doped to produce the desired FET polarity, as is known in the art. The dimensions of the fin establish the effective channel length for the transistor. - As previously noted herein, the Vt level of a MOSFET is the voltage that is required to turn the transistor on. As power and performance optimization have become increasingly important, the number of different Vt levels available on a process have proliferated. Multiple Vt levels allow designers to select the best option for each section of a design by trading-off power and performance. Vt is determined by several factors including the WF of the gate metal stack. It is generally desirable to provide different types of WFM in the gate electrode metal stacks, one for PFET transistors and one for the NFET transistors. The use of dual/multiple WFMs is part of optimizing the NFET and PFET Vt levels.
- In non-planar, fully depleted channel architectures (e.g., FinFETs, gate-all-around (GAA) nanosheet transistors, and the like), providing multiple work function metals in the gate stacks is indispensable to achieving CMOS technology with multiple threshold voltages to take advantage of higher mobility and smaller device variability due to an absence of channel doping.
- Turning now to a more detailed description of fabrication operations according to aspects of the invention,
FIGS. 2-15 depict various cross-sectional views of a portion of asemiconductor wafer 200 after various fabrication operations for implementing a gate formation scheme configured and arranged to provide separately tunable Vt levels in accordance with aspects of the invention. The cross-sectional views shown inFIGS. 2-15 are looking at thesemiconductor wafer 200 in the z-axis direction of the FinFET 100 (shown inFIG. 1 ), and the cross-sections shown inFIGS. 2-15 are cut through the gate 114 (shown inFIG. 1 ) along the x-axis. The gate formation scheme depicted inFIGS. 2-15 can be utilized to fabricate multiple instances of theFinFET 100, wherein thegate 114 of each instance ofFinFET 100 instance includes a gate stack fabricated in accordance with aspects of the invention to have a tunable Vt level. - In
FIG. 2 , known semiconductor fabrication operations have been used to form thesemiconductor wafer 200 to include asubstrate 202,fins 222 formed in anNFET region 210 of thewafer 200,fins 232 formed in theNFET region 210 of thewafer 200,fins 252 formed in aPFET region 240 of thewafer 200,fins 262 formed in thePFET region 240 of thewafer 200, and a gate dielectric layer (e.g., a high-k gate dielectric) 204 formed over thesubstrate 202 and thefins fins 222 will form the channel region of an NFET, and a gate stack will be formed on thefins 222, wherein the gate stack is configured to provide a Vt level ofNVt 220. Thefins 232 will form the channel region of an NFET, and a gate stack will be formed on thefins 232, wherein the gate stack is configured to provide a Vt level ofNVt 230. Thefins 252 will form the channel region of a PFET, and a gate stack will be formed on thefins 252, wherein the gate stack is configured to provide a Vt level ofPVt 250. Thefins 262 will form the channel region of a PFET, and a gate stack will be formed on thefins 262, wherein the gate stack is configured to provide a Vt level ofPVt 260. Although a single instance of each of thefins FIGS. 2-15 , it is understood that, in practice, theNFET region 210 will include multiple instances of eachfin PFET region 240 will include multiple instances of eachfin NFET region 210 and thePFET region 240 of thewafer 200 will be fabricated in accordance with CMOS architectures and fabrication technology that uses complementary and symmetrical pairs of p-type and n-type MOSFETs to implement logic functions. Accordingly, a variety of NFET and PFET shared gate pairs 200A, 200B, 200C, 200D (shown inFIGS. 16-19 ) can be formed in accordance with aspects of the invention. - At the fabrication stage shown in
FIG. 2 , poly-silicon gates (i.e., dummy gates) (not shown) have been removed from between gate spacers (not shown) and from over/around thefins FIG. 14-19 ) in accordance with aspects of the invention. The gate stack can be formed before or after the source and drain regions (e.g.,source region 108 and drainregion 110 shown inFIG. 1 ) are doped. Forming the gate stack last (i.e., after formation of the source and drain regions) is known generally as a replacement metal gate (RMG) process flow. - The
fins substrate 202. As used herein, the term “substrate” can be any suitable substrate material, such as, for example, any semiconductor material including, but not limited to, silicon. In embodiments of the invention where thesubstrate 202 is a remaining semiconductor material portion of a bulk semiconductor substrate, thesubstrate 202 will be of a single crystalline semiconductor material, such as, for example, single crystalline silicon. In some embodiments of the invention, the crystal orientation of the remaining semiconductor portion of the bulk semiconductor substrate can be {100}, {110}, {111} or any other of the well-known crystallographic orientations. As will be described in greater detail below, eachsemiconductor fin substrate 202. In some embodiment of the invention, thesubstrate 202 can include an insulator layer such that a semiconductor on insulator (SOI) substrate is formed. In some embodiments of the invention, thesubstrate 202 can be a bulk semiconductor substrate. Non-limiting examples of suitable fin materials include Si (silicon), strained Si, SiC (silicon carbide), Ge (geranium), SiGe (silicon germanium), SiGeC (silicon-germanium-carbon), Si alloys, Ge alloys, GaAs (gallium arsenide), InAs (indium arsenide), InP (indium phosphide), or any combination thereof. - The
gate dielectric layer 204 is deposited over thesubstrate 202 and thefins gate dielectric 204 includes an interfacial layer. Thegate dielectric 204 can be deposited using any suitable process or any suitable combination of multiple processes, including but not limited to, thermal oxidation, chemical oxidation, thermal nitridation, plasma oxidation, plasma nitridation, atomic layer deposition (ALD), chemical vapor deposition (CVD), etc. In one or more embodiments of the invention, the thickness of thegate dielectric 204 can range from about lnm to about 5 nm, although less thickness and greater thickness are also contemplated. Thegate dielectric 204 can include any suitable dielectric material, including but not limited to silicon oxide, silicon nitride, silicon oxynitride, high-k materials (e.g., k>about 7.0), or any combination of these materials. Examples of high-k materials include but are not limited to metal oxides such as hafnium oxide, hafnium silicon oxide, hafnium silicon oxynitride, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, zirconium silicon oxynitride, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate. The high-k material can further include dopants such as lanthanum, aluminum, magnesium. - In
FIG. 3 , known fabrication operations have been used to conformally deposit over thesubstrate 202 and thefins barrier layer 302, an NFET scavengingmetal layer 304, and afirst capping layer 306, configured and arranged as shown. Thebarrier layer 302 is used to prevent the scavengingmetal layer 304 from directly landing on the gate dielectric layer 204 (e.g., a high-k dielectric) and degrading overall device performance. Thebarrier layer 302 can be a metal nitride such as TiN. The scavengingmetal layer 304 is used to scavenge oxygen from the gate dielectric layer 204 (e.g., a high-k) to thereby modulate the effective work function. The NFET scavengingmetal layer 304 can include, for example, TiAl, Ti, Al, TiAlC, NbAlC, TaAlC, NbAl, other Ti Alloys, or Al Alloys. Thecapping layer 306 is used to protect the scavengingmetal layer 304 from being attacked by the various patterning materials and applied patterning process. Thefirst capping layer 306 can be TiN. In embodiments of the invention, thebarrier layer 302, the NFET scavengingmetal layer 304, and thefirst capping layer 306 each has a substantially uniform thickness. More specifically, at this fabrication stage, the NFET scavengingmetal layer 304 has a thickness of T1. Any suitable deposition process can be used to deposit the tri-layer ofwork function metals work function metals final NVt1 220 in theNFET region 210. In accordance with aspects of the invention, portions of thework function metals final NVt2 230 in theNFET region 210. In accordance with aspects of the invention, portions of thework function metals final PVt1 250 in thePFET region 240. In accordance with aspects of the invention, none of the initial tri-layer of thework function metals final PVt2 260 in thePFET region 240. - In
FIG. 4 , known fabrication operations have been used to deposit amask 402 overNVt 220 in theNFET region 210 of thewafer 200. - In
FIG. 5 , known fabrication operations have been used to remove thefirst capping layer 306 and a portion of the NFET scavengingmetal layer 304 from over unmasked portions of thesubstrate 202 and thefins metal layer 304 results in a NFET scavengingmetal layer 304A having a thickness dimension T2, wherein the NFET scavengingmetal layer 304A is over unmasked portions of thesubstrate 202 and thefins work function metals final NVt2 230 in theNFET region 210. In aspects of the invention, the removal process for removing portions of the NFET scavengingmetal layer 304 can be timed to achieve the desired resulting thickness T2 of the NFET scavengingmetal layer 304A. - In
FIG. 6 , known fabrication operations have been used to conformally deposit over the wafer 200 a bi-layer of work function metals, including, for example, an NFET scavengingmetal layer 602 and asecond capping layer 604, configured and arranged as shown. In embodiments of the invention, the NFET scavengingmetal layer 602 and thesecond capping layer 604 each have substantially uniform thickness. In some embodiments of the invention, only a single work function metal (e.g., NFET scavenging metal layer 602) can be deposited depending upon the requirements forNVt2 230. At this fabrication stage, the NFET scavengingmetal layer 602 has a thickness of T3. In some embodiments of the invention, the nFET scavengingmetal layer 602 can include, for example, TiAl, Ti, Al, TiAlC, NbAlC, TaA1C, NbAl, other Ti Alloys, or Al Alloys. In some embodiments of the invention, the NFET scavengingmetal layer 602 could be formed from the same material as the NFET scavengingmetal layer 304 but have different thickness. In some embodiments of the invention, the NFET scavengingmetal layer 602 can be formed from a different material than the NFET scavengingmetal layer 304 with similar thickness or different thickness. Thesecond capping layer 604 can be TiN. Any suitable deposition process can be used to deposit the bi-layer ofwork function metals work function metals work function metals final NVt1 220 in theNFET region 210. In accordance with aspects of the invention, the bi-layerwork function metals work function metals final NVt2 230 in theNFET region 210. Accordingly, the bi-layer ofwork function metals - In
FIG. 7 , known fabrication operations have been used to deposit amask 702 overNVt1 220 andNVt2 230 in theNFET region 210 of thewafer 200. - In
FIG. 8 , known fabrication operations have been used to remove thesecond capping layer 604 and a portion of the NFET scavengingmetal layer 602 from over unmasked portions of thewafer 200. In accordance with aspects of the invention, removing a portion of the NFET scavengingmetal layer 602 results in an NFET scavengingmetal layer 602A having a thickness dimension T4, wherein the NFET scavengingmetal layer 602A is over unmasked portions of thewafer 200. In aspects of the invention, the removal process for removing portions of the NFET scavengingmetal layer 602 can be timed to achieve the desired resulting thickness T4 of the NFET scavengingmetal layer 602 602A. In accordance with aspects of the invention, T4 is less than T3. In accordance with aspects of the invention, thework function metal 602A will contribute to thefinal PVt1 250 in thePFET region 240. - In
FIG. 9 , known fabrication operations have been used to remove themask 702 from overNVt1 220 andNVt2 230 in theNFET region 210 of thewafer 200, and inFIG. 10 , known fabrication operations have been used to deposit amask 1002 overNVt1 220 andNVt2 230 in theNFET region 210 of thewafer 200, as well as overPVt1 250 in thePFET region 240 of thewafer 200. - In
FIG. 11 , known fabrication operations have been used to remove the NFET scavengingmetal layer 602A, the NFET scavengingmetal layer 304A, and thebarrier layer 302 from over unmasked portions of thewafer 200. - In
FIG. 12 , known fabrication operations have been used to remove themask 1002 from overNVt1 220 andNVt2 230 in theNFET region 210 of thewafer 200, as well as from overPVt1 250 in thePFET region 240 of thewafer 200. - In
FIG. 13 , known fabrication operations have been used to conformally deposit over thewafer 200, and specifically over thegate dielectric 204 and thefin 262, a layer of work function metal, including, for example, a pFET workfunction metal layer 1302, configured and arranged as shown. In embodiments of the invention, the PFET workfunction metal layer 1302 has substantially uniform thickness. The PFET workfunction metal layer 1302 could be one layer of material or a stack with several materials. The PFET workfunction metal layer 1302 can include metal nitride materials such as TiN and TaN; metals such as ruthenium, palladium, platinum, cobalt, nickel, and conductive metal oxides; or any combination thereof. Any suitable deposition process can be used to deposit thework function metal 1302, including, for example, an ALD deposition. In accordance with aspects of the invention, the PFET workfunction metal layer 1302 sets thefinal PVt2 260 in thePFET region 240. - In
FIG. 14 , an RMG process in accordance with aspects of the invention is completed by depositing aconductive metal gate 1402 over thesemiconductor wafer 200. InFIG. 15 , themetal gate 1402 is planarized, using, for example, a CMP process, to form aplanarized metal gate 1402A. Theconductive metal gate 1402A, the various workfunction metal layers gate dielectric 204 form the gate stacks forNVt1 220 andNVt2 230 in theNFET region 210, as well as forPVt1 250 andPVt2 260 in thePFET region 240. Non-limiting examples of suitable conductive metals for theconductive metal gate 1402A include aluminum (Al), platinum (Pt), gold (Au), tungsten (W), titanium (Ti), Cobalt (Co) or any combination thereof. - Vt is determined by several factors including the WF of the gate metal stack. Accordingly, using the gate stack formation scheme in accordance with aspects of the invention,
NVt1 220 is influenced and/or set by the workfunction metal layers NVt 230 is influenced and/or set by the workfunction metal layers PVt1 250 is influenced and/or set by the workfunction metal layers PVt2 260 is influenced and/or set by the workfunction meal layer 1302. The use of different work function metals to formNVt1 220,NVt2 230,PVt1 250,PVt2 260 is part of optimizing the Vt for NFET devices in theNFET region 210, as well as optimizing Vt for PFET devices in thePFET region 240. The specific materials chosen for the workfunction metal layers - The impact of the work
function metal layers NVt1 220,NVt2 230,PVt1 250, andPVt2 260 can be tuned by adjusting a number of factors, including, for example, the type of work function material, the number of work function layers, the thickness of the work function layer, the post etch thicknesses of the work function layers (e.g., T2 and T4 shown inFIGS. 5 and 8 , respectively), and what work function layers are shared between different gate stacks of the NFET and PFET devices in the NFET andPFET regions - In accordance with aspects of the invention, pairs of the
Vt levels NVt1 220,NVt2 230,PVt1 250, andPVt2 260 are generated by shared portions of the various workfunction metal layers gate pair 200A (NVt1 220 and PVt1 250) shown inFIG. 16 , sharedgate pair 200B (NVt2 230 and PVt1 250) shown inFIG. 17 , sharedgate pair 200C (NVt1 220 and PVt2 260) shown inFIG. 18 , and shared gate pair 200D (NVt2 230 and PVt2 260) shown inFIG. 19 . In accordance with aspects of the invention, becauseNVt1 220 is less thanNVt2 230, and becausePVt1 250 is greater thanPVt2 260, shared gate pairs 200B and 200C are more important than share gate pairs 200A and 200D, respectively. In embodiments of the invention, nVt1 is less than nVt2, pVt1 could have similar Vt as nVt2, and pVt2 could have similar Vt as nVt1. However, when they formed the shared gate, any combination of these two Vts from each polarity is possible. The scavenging metal's thickness determines the work function (i.e., Vt). For NFET devices, a thicker device scavenging metal provides a lower work function so such a device has a lower nVt. Because scavengingmetal 304 is thicker than scavengingmetal 304A,NVt1 device 220 has lower Vt thanNVt2 device 230. However, the trend for PFET devices is the opposite. In other words, the device with thicker scavenging metal has a higher Vt. Accordingly,PVt1 device 250 has higher Vt thanPVt2 device 260. In some instances, the lower Vt NFET device and the lower Vt PFET device form the shared gate to provide higher speed CMOS logic devices if they have similar Vt. In some instances, the lower Vt NFET can form the shared gate to have CMOS logic device with higher Vt PFET devices. The same approach applies to higher Vt NFET devices and lower Vt PFET devices. However, device pairs with similar Vt pairs can be used to form the CMOS logic devices. - The methods and resulting structures described herein can be used in the fabrication of IC chips. The resulting IC chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes IC chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- Various embodiments of the present invention are described herein with reference to the related drawings. Alternative embodiments can be devised without departing from the scope of this invention. Although various connections and positional relationships (e.g., over, below, adjacent, etc.) are set forth between elements in the detailed description and in the drawings, persons skilled in the art will recognize that many of the positional relationships described herein are orientation-independent when the described functionality is maintained even though the orientation is changed. These connections and/or positional relationships, unless specified otherwise, can be direct or indirect, and the present invention is not intended to be limiting in this respect. Similarly, the term “coupled” and variations thereof describes having a communications path between two elements and does not imply a direct connection between the elements with no intervening elements/connections between them. All of these variations are considered a part of the specification. Accordingly, a coupling of entities can refer to either a direct or an indirect coupling, and a positional relationship between entities can be a direct or indirect positional relationship. As an example of an indirect positional relationship, references in the present description to forming layer “A” over layer “B” include situations in which one or more intermediate layers (e.g., layer “C”) is between layer “A” and layer “B” as long as the relevant characteristics and functionalities of layer “A” and layer “B” are not substantially changed by the intermediate layer(s).
- The following definitions and abbreviations are to be used for the interpretation of the claims and the specification. As used herein, the terms “comprises,” “comprising,” “includes,” “including,” “has,” “having,” “contains” or “containing,” or any other variation thereof, are intended to cover a non-exclusive inclusion. For example, a composition, a mixture, process, method, article, or apparatus that comprises a list of elements is not necessarily limited to only those elements but can include other elements not expressly listed or inherent to such composition, mixture, process, method, article, or apparatus.
- Additionally, the term “exemplary” is used herein to mean “serving as an example, instance or illustration.” Any embodiment or design described herein as “exemplary” is not necessarily to be construed as preferred or advantageous over other embodiments or designs. The terms “at least one” and “one or more” are understood to include any integer number greater than or equal to one, i.e. one, two, three, four, etc. The terms “a plurality” are understood to include any integer number greater than or equal to two, i.e. two, three, four, five, etc. The term “connection” can include an indirect “connection” and a direct “connection.”
- References in the specification to “one embodiment,” “an embodiment,” “an example embodiment,” etc., indicate that the embodiment described can include a particular feature, structure, or characteristic, but every embodiment may or may not include the particular feature, structure, or characteristic. Moreover, such phrases are not necessarily referring to the same embodiment. Further, when a particular feature, structure, or characteristic is described in connection with an embodiment, it is submitted that it is within the knowledge of one skilled in the art to affect such feature, structure, or characteristic in connection with other embodiments whether or not explicitly described.
- For purposes of the description hereinafter, the terms “upper,” “lower,” “right,” “left,” “vertical,” “horizontal,” “top,” “bottom,” and derivatives thereof shall relate to the described structures and methods, as oriented in the drawing figures. The terms “overlying,” “atop,” “on top,” “positioned on” or “positioned atop” mean that a first element, such as a first structure, is present on a second element, such as a second structure, wherein intervening elements such as an interface structure can be present between the first element and the second element. The term “direct contact” means that a first element, such as a first structure, and a second element, such as a second structure, are connected without any intermediary conducting, insulating or semiconductor layers at the interface of the two elements.
- Spatially relative terms, e.g., “beneath,” “below,” “lower,” “above,” “upper,” and the like, can be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, the term “below” can encompass both an orientation of above and below. The device can be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein interpreted accordingly.
- The terms “about,” “substantially,” “approximately,” “similar,” “similar to,” and variations thereof, are intended to include the degree of error associated with measurement of the particular quantity based upon the equipment available at the time of filing the application. For example, “about” can include a range of ±8% or 5%, or 2% of a given value.
- The phrase “selective to,” such as, for example, “a first element selective to a second element,” means that the first element can be etched and the second element can act as an etch stop.
- The term “conformal” (e.g., a conformal layer) means that the thickness of the layer is substantially the same on all surfaces, or that the thickness variation is less than 15% of the nominal thickness of the layer.
- As previously noted herein, for the sake of brevity, conventional techniques related to semiconductor device and IC fabrication may or may not be described in detail herein. By way of background, however, a more general description of the semiconductor device fabrication processes that can be utilized in implementing one or more embodiments of the present invention will now be provided. Although specific fabrication operations used in implementing one or more embodiments of the present invention can be individually known, the described combination of operations and/or resulting structures of the present invention are unique. Thus, the unique combination of the operations described in connection with the fabrication of a semiconductor device according to the present invention utilize a variety of individually known physical and chemical processes performed on a semiconductor (e.g., silicon) substrate, some of which are described in the immediately following paragraphs.
- In general, the various processes used to form a micro-chip that will be packaged into an IC fall into four general categories, namely, film deposition, removal/etching, semiconductor doping and patterning/lithography. Deposition is any process that grows, coats, or otherwise transfers a material onto the wafer. Available technologies include physical vapor deposition (PVD), chemical vapor deposition (CVD), electrochemical deposition (ECD), molecular beam epitaxy (MBE) and more recently, atomic layer deposition (ALD) among others. Removal/etching is any process that removes material from the wafer. Examples include etch processes (either wet or dry), chemical-mechanical planarization (CMP), and the like. Reactive ion etching (RIE), for example, is a type of dry etching that uses chemically reactive plasma to remove a material, such as a masked pattern of semiconductor material, by exposing the material to a bombardment of ions that dislodge portions of the material from the exposed surface. The plasma is typically generated under low pressure (vacuum) by an electromagnetic field. Semiconductor doping is the modification of electrical properties by doping, for example, transistor sources and drains, generally by diffusion and/or by ion implantation. These doping processes are followed by furnace annealing or by rapid thermal annealing (RTA). Annealing serves to activate the implanted dopants. Films of both conductors (e.g., poly-silicon, aluminum, copper, etc.) and insulators (e.g., various forms of silicon dioxide, silicon nitride, etc.) are used to connect and isolate transistors and their components. Selective doping of various regions of the semiconductor substrate allows the conductivity of the substrate to be changed with the application of voltage. By creating structures of these various components, millions of transistors can be built and wired together to form the complex circuitry of a modern microelectronic device. Semiconductor lithography is the formation of three-dimensional relief images or patterns on the semiconductor substrate for subsequent transfer of the pattern to the substrate. In semiconductor lithography, the patterns are formed by a light sensitive polymer called a photo-resist. To build the complex structures that make up a transistor and the many wires that connect the millions of transistors of a circuit, lithography and etch pattern transfer steps are repeated multiple times. Each pattern being printed on the wafer is aligned to the previously formed patterns and slowly the conductors, insulators and selectively doped regions are built up to form the final device.
- The flowchart and block diagrams in the Figures illustrate possible implementations of fabrication and/or operation methods according to various embodiments of the present invention. Various functions/operations of the method are represented in the flow diagram by blocks. In some alternative implementations, the functions noted in the blocks can occur out of the order noted in the Figures. For example, two blocks shown in succession can, in fact, be executed substantially concurrently, or the blocks can sometimes be executed in the reverse order, depending upon the functionality involved.
- The descriptions of the various embodiments of the present invention have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments described. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the described embodiments. The terminology used herein was chosen to best explain the principles of the embodiments, the practical application or technical improvement over technologies found in the marketplace, or to enable others of ordinary skill in the art to understand the embodiments described herein.
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/157,325 US10985075B2 (en) | 2018-10-11 | 2018-10-11 | Gate formation scheme for n-type and p-type transistors having separately tuned threshold voltages |
US16/691,803 US11031301B2 (en) | 2018-10-11 | 2019-11-22 | Gate formation scheme for n-type and p-type transistors having separately tuned threshold voltages |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/157,325 US10985075B2 (en) | 2018-10-11 | 2018-10-11 | Gate formation scheme for n-type and p-type transistors having separately tuned threshold voltages |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/691,803 Division US11031301B2 (en) | 2018-10-11 | 2019-11-22 | Gate formation scheme for n-type and p-type transistors having separately tuned threshold voltages |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200118888A1 true US20200118888A1 (en) | 2020-04-16 |
US10985075B2 US10985075B2 (en) | 2021-04-20 |
Family
ID=70159655
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/157,325 Active US10985075B2 (en) | 2018-10-11 | 2018-10-11 | Gate formation scheme for n-type and p-type transistors having separately tuned threshold voltages |
US16/691,803 Active US11031301B2 (en) | 2018-10-11 | 2019-11-22 | Gate formation scheme for n-type and p-type transistors having separately tuned threshold voltages |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/691,803 Active US11031301B2 (en) | 2018-10-11 | 2019-11-22 | Gate formation scheme for n-type and p-type transistors having separately tuned threshold voltages |
Country Status (1)
Country | Link |
---|---|
US (2) | US10985075B2 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20200328299A1 (en) * | 2019-04-12 | 2020-10-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor Device and Method of Manufacture |
US11315835B2 (en) * | 2019-03-08 | 2022-04-26 | Globalfoundries U.S. Inc. | Methods of forming an IC product comprising transistor devices with different threshold voltage levels |
US11380793B2 (en) * | 2019-07-31 | 2022-07-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fin field-effect transistor device having hybrid work function layer stack |
US11417653B2 (en) * | 2019-09-30 | 2022-08-16 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure and method for forming the same |
US12021145B2 (en) * | 2023-07-24 | 2024-06-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fin field-effect transistor device having hybrid work function layer stack |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11329042B2 (en) * | 2018-11-30 | 2022-05-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Gate structures having neutral zones to minimize metal gate boundary effects and methods of fabricating thereof |
US11302794B2 (en) * | 2020-03-17 | 2022-04-12 | International Business Machines Corporation | FinFET with dual work function metal |
US11257917B2 (en) * | 2020-06-05 | 2022-02-22 | Qualcomm Incorporated | Gate-all-around (GAA) transistors with additional bottom channel for reduced parasitic capacitance and methods of fabrication |
US11502081B2 (en) * | 2021-01-14 | 2022-11-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and method |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7855105B1 (en) * | 2009-06-18 | 2010-12-21 | International Business Machines Corporation | Planar and non-planar CMOS devices with multiple tuned threshold voltages |
US20160365347A1 (en) * | 2015-06-12 | 2016-12-15 | International Business Machines Corporation | ALTERNATIVE THRESHOLD VOLTAGE SCHEME VIA DIRECT METAL GATE PATTERNING FOR HIGH PERFORMANCE CMOS FinFETs |
US9553090B2 (en) * | 2015-05-29 | 2017-01-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and formation method of semiconductor device structure |
US9627500B2 (en) * | 2015-01-29 | 2017-04-18 | Samsung Electronics Co., Ltd. | Semiconductor device having work-function metal and method of forming the same |
US20170221889A1 (en) * | 2016-02-02 | 2017-08-03 | Globalfoundries Inc. | Gate stack for integrated circuit structure and method of forming same |
US20170358655A1 (en) * | 2016-06-08 | 2017-12-14 | International Business Machines Corporation | Shared metal gate stack with tunable work function |
US20180019242A1 (en) * | 2016-07-15 | 2018-01-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20180151451A1 (en) * | 2016-11-30 | 2018-05-31 | Semiconductor Manufacturing International (Shanghai) Corporation | Sram devices and fabrication methods thereof |
US10002791B1 (en) * | 2017-04-06 | 2018-06-19 | International Business Machines Corporation | Multi-layer work function metal gates with similar gate thickness to achieve multi-Vt for vFETS |
US10074574B2 (en) * | 2015-10-14 | 2018-09-11 | International Business Machines Corporation | Integrated circuit with replacement gate stacks and method of forming same |
US20180261514A1 (en) * | 2017-03-10 | 2018-09-13 | Globalfoundries Inc. | Fin-type field effect transistors (finfets) with replacement metal gates and methods |
US20190157165A1 (en) * | 2017-11-17 | 2019-05-23 | Samsung Electronics Co., Ltd. | Semiconductor device |
US10340192B2 (en) * | 2015-10-28 | 2019-07-02 | Taiwan Semiconductor Manufacturing Company Limited | FinFET gate structure and method for fabricating the same |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5647108B2 (en) | 2008-06-10 | 2014-12-24 | エックストラリス・テクノロジーズ・リミテッド | Particle detection system and particle detection method using particle detector |
US8110467B2 (en) | 2009-04-21 | 2012-02-07 | International Business Machines Corporation | Multiple Vt field-effect transistor devices |
US8669167B1 (en) | 2012-08-28 | 2014-03-11 | International Business Machines Corporation | Techniques for metal gate workfunction engineering to enable multiple threshold voltage FINFET devices |
US9455201B2 (en) | 2014-02-25 | 2016-09-27 | Globalfoundries Inc. | Integration method for fabrication of metal gate based multiple threshold voltage devices and circuits |
US10109534B2 (en) | 2014-03-14 | 2018-10-23 | Applied Materials, Inc. | Multi-threshold voltage (Vt) workfunction metal by selective atomic layer deposition (ALD) |
US10170373B2 (en) | 2014-09-24 | 2019-01-01 | Globalfoundries Inc. | Methods for making robust replacement metal gates and multi-threshold devices in a soft mask integration scheme |
CN106952874B (en) | 2016-01-06 | 2019-11-01 | 中芯国际集成电路制造(上海)有限公司 | The forming method of multi-Vt fin transistor |
US9559016B1 (en) | 2016-01-15 | 2017-01-31 | International Business Machines Corporation | Semiconductor device having a gate stack with tunable work function |
TWI695420B (en) | 2016-04-22 | 2020-06-01 | 聯華電子股份有限公司 | Method for fabricating semiconductor device |
US9837406B1 (en) | 2016-09-02 | 2017-12-05 | International Business Machines Corporation | III-V FINFET devices having multiple threshold voltages |
-
2018
- 2018-10-11 US US16/157,325 patent/US10985075B2/en active Active
-
2019
- 2019-11-22 US US16/691,803 patent/US11031301B2/en active Active
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7855105B1 (en) * | 2009-06-18 | 2010-12-21 | International Business Machines Corporation | Planar and non-planar CMOS devices with multiple tuned threshold voltages |
US9627500B2 (en) * | 2015-01-29 | 2017-04-18 | Samsung Electronics Co., Ltd. | Semiconductor device having work-function metal and method of forming the same |
US9553090B2 (en) * | 2015-05-29 | 2017-01-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and formation method of semiconductor device structure |
US20160365347A1 (en) * | 2015-06-12 | 2016-12-15 | International Business Machines Corporation | ALTERNATIVE THRESHOLD VOLTAGE SCHEME VIA DIRECT METAL GATE PATTERNING FOR HIGH PERFORMANCE CMOS FinFETs |
US10074574B2 (en) * | 2015-10-14 | 2018-09-11 | International Business Machines Corporation | Integrated circuit with replacement gate stacks and method of forming same |
US10340192B2 (en) * | 2015-10-28 | 2019-07-02 | Taiwan Semiconductor Manufacturing Company Limited | FinFET gate structure and method for fabricating the same |
US20170221889A1 (en) * | 2016-02-02 | 2017-08-03 | Globalfoundries Inc. | Gate stack for integrated circuit structure and method of forming same |
US20170358655A1 (en) * | 2016-06-08 | 2017-12-14 | International Business Machines Corporation | Shared metal gate stack with tunable work function |
US20180019242A1 (en) * | 2016-07-15 | 2018-01-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20180151451A1 (en) * | 2016-11-30 | 2018-05-31 | Semiconductor Manufacturing International (Shanghai) Corporation | Sram devices and fabrication methods thereof |
US20180261514A1 (en) * | 2017-03-10 | 2018-09-13 | Globalfoundries Inc. | Fin-type field effect transistors (finfets) with replacement metal gates and methods |
US10002791B1 (en) * | 2017-04-06 | 2018-06-19 | International Business Machines Corporation | Multi-layer work function metal gates with similar gate thickness to achieve multi-Vt for vFETS |
US20190157165A1 (en) * | 2017-11-17 | 2019-05-23 | Samsung Electronics Co., Ltd. | Semiconductor device |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11315835B2 (en) * | 2019-03-08 | 2022-04-26 | Globalfoundries U.S. Inc. | Methods of forming an IC product comprising transistor devices with different threshold voltage levels |
US20200328299A1 (en) * | 2019-04-12 | 2020-10-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor Device and Method of Manufacture |
US11127857B2 (en) * | 2019-04-12 | 2021-09-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method of manufacture |
US11380793B2 (en) * | 2019-07-31 | 2022-07-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fin field-effect transistor device having hybrid work function layer stack |
US20220328683A1 (en) * | 2019-07-31 | 2022-10-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fin field-effect transistor device having hybrid work function layer stack |
US20240021729A1 (en) * | 2019-07-31 | 2024-01-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fin field-effect transistor device having hybrid work function layer stack |
US11417653B2 (en) * | 2019-09-30 | 2022-08-16 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure and method for forming the same |
US12021145B2 (en) * | 2023-07-24 | 2024-06-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fin field-effect transistor device having hybrid work function layer stack |
Also Published As
Publication number | Publication date |
---|---|
US11031301B2 (en) | 2021-06-08 |
US20200118889A1 (en) | 2020-04-16 |
US10985075B2 (en) | 2021-04-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11031301B2 (en) | Gate formation scheme for n-type and p-type transistors having separately tuned threshold voltages | |
US11062937B2 (en) | Dielectric isolation for nanosheet devices | |
US10833204B2 (en) | Multiple width nanosheet devices | |
US10741639B2 (en) | Formation of dielectric layer as etch-stop for source and drain epitaxy disconnection | |
US10573755B1 (en) | Nanosheet FET with box isolation on substrate | |
US10749040B2 (en) | Integration scheme for non-volatile memory on gate-all-around structure | |
US20200243670A1 (en) | Oxide isolated fin-type field-effect transistors | |
US11043411B2 (en) | Integration of air spacer with self-aligned contact in transistor | |
US11018062B2 (en) | Multivalent oxide cap for multiple work function gate stacks on high mobility channel materials | |
US10903315B2 (en) | Formation of dielectric layer as etch-stop for source and drain epitaxy disconnection | |
US10622264B2 (en) | Nanosheet devices with different types of work function metals | |
US20200006485A1 (en) | Iii-v segmented finfet free of wafer bonding | |
US11075299B2 (en) | Transistor gate having tapered segments positioned above the fin channel | |
US10937703B2 (en) | Field-effect transistor having dual channels | |
US11695005B2 (en) | Fabricating gate-all-around transistors having high aspect ratio channels and reduced parasitic capacitance | |
US11362093B2 (en) | Co-integration of non-volatile memory on gate-all-around field effect transistor | |
US20190189776A1 (en) | Long channels for transistors | |
US10892339B2 (en) | Gate first technique in vertical transport FET using doped silicon gates with silicide | |
US20240079276A1 (en) | Non-shared metal gate integration for scaled gate all around (gaa) transistors | |
US20240113162A1 (en) | Monolithic stacked field effect transistor (sfet) with dual middle dielectric isolation (mdi) separation | |
US20240096947A1 (en) | Composite nanosheet tunnel transistors |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BAO, RUQIANG;KWON, UNOH;NARAYANAN, VIJAY;SIGNING DATES FROM 20181010 TO 20181011;REEL/FRAME:047132/0399 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT RECEIVED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |