US20200035567A1 - Work function metal patterning for n-p spaces between active nanostructures using unitary isolation pillar - Google Patents
Work function metal patterning for n-p spaces between active nanostructures using unitary isolation pillar Download PDFInfo
- Publication number
- US20200035567A1 US20200035567A1 US16/047,044 US201816047044A US2020035567A1 US 20200035567 A1 US20200035567 A1 US 20200035567A1 US 201816047044 A US201816047044 A US 201816047044A US 2020035567 A1 US2020035567 A1 US 2020035567A1
- Authority
- US
- United States
- Prior art keywords
- active
- gate
- metal
- nanostructure
- wfm
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000002086 nanomaterial Substances 0.000 title claims abstract description 216
- 238000002955 isolation Methods 0.000 title claims abstract description 129
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 126
- 239000002184 metal Substances 0.000 title claims abstract description 126
- 238000000059 patterning Methods 0.000 title abstract description 11
- 239000000758 substrate Substances 0.000 claims description 32
- 230000005669 field effect Effects 0.000 claims description 11
- 238000000034 method Methods 0.000 abstract description 47
- 230000008569 process Effects 0.000 abstract description 34
- 238000005530 etching Methods 0.000 abstract description 27
- 239000010410 layer Substances 0.000 description 81
- 239000000463 material Substances 0.000 description 50
- 239000002135 nanosheet Substances 0.000 description 41
- 238000000151 deposition Methods 0.000 description 24
- 230000006870 function Effects 0.000 description 23
- 239000004065 semiconductor Substances 0.000 description 22
- 230000015572 biosynthetic process Effects 0.000 description 14
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 12
- 238000001039 wet etching Methods 0.000 description 10
- 239000002070 nanowire Substances 0.000 description 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 8
- 238000005229 chemical vapour deposition Methods 0.000 description 8
- 238000001020 plasma etching Methods 0.000 description 8
- 239000011241 protective layer Substances 0.000 description 8
- 229910052710 silicon Inorganic materials 0.000 description 8
- 239000010703 silicon Substances 0.000 description 8
- 230000008021 deposition Effects 0.000 description 7
- 239000012212 insulator Substances 0.000 description 7
- 229920002120 photoresistant polymer Polymers 0.000 description 7
- 229910052814 silicon oxide Inorganic materials 0.000 description 7
- 235000012431 wafers Nutrition 0.000 description 7
- 229910052581 Si3N4 Inorganic materials 0.000 description 6
- 230000009467 reduction Effects 0.000 description 6
- -1 region Substances 0.000 description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 5
- 238000012545 processing Methods 0.000 description 5
- 229910052721 tungsten Inorganic materials 0.000 description 5
- 238000004380 ashing Methods 0.000 description 4
- 239000010949 copper Substances 0.000 description 4
- 238000001459 lithography Methods 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 150000002739 metals Chemical class 0.000 description 4
- NFFIWVVINABMKP-UHFFFAOYSA-N methylidynetantalum Chemical compound [Ta]#C NFFIWVVINABMKP-UHFFFAOYSA-N 0.000 description 4
- 239000000203 mixture Substances 0.000 description 4
- 229910052698 phosphorus Inorganic materials 0.000 description 4
- 229920003209 poly(hydridosilsesquioxane) Polymers 0.000 description 4
- 229910003468 tantalcarbide Inorganic materials 0.000 description 4
- 239000010936 titanium Substances 0.000 description 4
- MTPVUVINMAGMJL-UHFFFAOYSA-N trimethyl(1,1,2,2,2-pentafluoroethyl)silane Chemical compound C[Si](C)(C)C(F)(F)C(F)(F)F MTPVUVINMAGMJL-UHFFFAOYSA-N 0.000 description 4
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 4
- 239000010937 tungsten Substances 0.000 description 4
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 3
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 3
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 3
- 238000000231 atomic layer deposition Methods 0.000 description 3
- 229910052799 carbon Inorganic materials 0.000 description 3
- 238000009413 insulation Methods 0.000 description 3
- 229910052757 nitrogen Inorganic materials 0.000 description 3
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 3
- 230000005855 radiation Effects 0.000 description 3
- 239000007787 solid Substances 0.000 description 3
- 238000000992 sputter etching Methods 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 229910010038 TiAl Inorganic materials 0.000 description 2
- 229910010041 TiAlC Inorganic materials 0.000 description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 2
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- IVHJCRXBQPGLOV-UHFFFAOYSA-N azanylidynetungsten Chemical compound [W]#N IVHJCRXBQPGLOV-UHFFFAOYSA-N 0.000 description 2
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 239000005380 borophosphosilicate glass Substances 0.000 description 2
- 239000007795 chemical reaction product Substances 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 239000010941 cobalt Substances 0.000 description 2
- 229910017052 cobalt Inorganic materials 0.000 description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- HVMJUDPAXRRVQO-UHFFFAOYSA-N copper indium Chemical compound [Cu].[In] HVMJUDPAXRRVQO-UHFFFAOYSA-N 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 239000002019 doping agent Substances 0.000 description 2
- 238000011049 filling Methods 0.000 description 2
- 229910052738 indium Inorganic materials 0.000 description 2
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 239000002243 precursor Substances 0.000 description 2
- 239000000047 product Substances 0.000 description 2
- 238000001289 rapid thermal chemical vapour deposition Methods 0.000 description 2
- 230000002040 relaxant effect Effects 0.000 description 2
- 238000009877 rendering Methods 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 2
- JBQYATWDVHIOAR-UHFFFAOYSA-N tellanylidenegermanium Chemical compound [Te]=[Ge] JBQYATWDVHIOAR-UHFFFAOYSA-N 0.000 description 2
- 229920001187 thermosetting polymer Polymers 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- UONOETXJSWQNOL-UHFFFAOYSA-N tungsten carbide Chemical compound [W+]#[C-] UONOETXJSWQNOL-UHFFFAOYSA-N 0.000 description 2
- 238000000038 ultrahigh vacuum chemical vapour deposition Methods 0.000 description 2
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- ZILJFRYKLPPLTO-UHFFFAOYSA-N [C].[B].[Si] Chemical compound [C].[B].[Si] ZILJFRYKLPPLTO-UHFFFAOYSA-N 0.000 description 1
- HMDDXIMCDZRSNE-UHFFFAOYSA-N [C].[Si] Chemical compound [C].[Si] HMDDXIMCDZRSNE-UHFFFAOYSA-N 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 229910002113 barium titanate Inorganic materials 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 229920001577 copolymer Polymers 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000010292 electrical insulation Methods 0.000 description 1
- 238000000313 electron-beam-induced deposition Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 150000002170 ethers Chemical class 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 230000001771 impaired effect Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- 238000007737 ion beam deposition Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 229910052914 metal silicate Inorganic materials 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 125000002496 methyl group Chemical group [H]C([H])([H])* 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 230000007935 neutral effect Effects 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 229910052756 noble gas Inorganic materials 0.000 description 1
- 150000002835 noble gases Chemical class 0.000 description 1
- 150000001282 organosilanes Chemical class 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 229920000412 polyarylene Polymers 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 239000002861 polymer material Substances 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000000376 reactant Substances 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 239000005368 silicate glass Substances 0.000 description 1
- 150000004760 silicates Chemical class 0.000 description 1
- 150000003376 silicon Chemical class 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 239000002904 solvent Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 229920003051 synthetic elastomer Polymers 0.000 description 1
- 239000005061 synthetic rubber Substances 0.000 description 1
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 description 1
- 238000009966 trimming Methods 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
- 239000011701 zinc Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823821—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823842—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823878—Complementary field-effect transistors, e.g. CMOS isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
- H01L27/0924—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
- H01L29/0673—Nanowires or nanotubes oriented parallel to a substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
- H01L29/42392—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor fully surrounding the channel, e.g. gate-all-around
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4908—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66439—Unipolar field-effect transistors with a one- or zero-dimensional channel, e.g. quantum wire FET, in-plane gate transistor [IPG], single electron transistor [SET], striped channel transistor, Coulomb blockade transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/66772—Monocristalline silicon transistors on insulating substrates, e.g. quartz substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/775—Field effect transistors with one dimensional charge carrier gas channel, e.g. quantum wire FET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/78654—Monocrystalline silicon transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
Definitions
- bimetallic integrated circuits include both NFETs and PFETs. These bimetallic integrated circuits may require at least two different work function metals, one for PFETs and one for NFETs. In some cases, an integrated circuit design may include a PFET directly adjacent to an NFET. In such a scenario, it may be difficult to deposit and pattern the different work function metals completely around the active nanostructure of the adjacent FETs without causing other problems.
- such phrasing is intended to encompass the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B), or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C).
- This may be extended, as readily apparent by one of ordinary skill in the art, for as many items listed.
- FIGS. 12A-B show cross-sectional views of depositing a high dielectric constant (high-K) layer 182 and a first metal 180 over first active nanostructure 120 P, isolation pillar 160 and second active nanostructure 120 N.
- isolation pillar 160 is between active nanostructures 120 N, 120 P (in middle of drawing) but also at each end, i.e., isolation pillar 160 is formed around each nanosheet stack 122 .
- High-K layer 182 acts as a gate dielectric for high-K metal gates (HKMG) of the FETs.
- High-K layer 182 is formed on substrate 112 and first and second active nanostructures 120 P, 120 N before the depositing of first metal 180 .
Abstract
Description
- This application is related to U.S. application Ser. No. ______, entitled WORK FUNCTION METAL PATTERNING FOR N-P SPACES BETWEEN ACTIVE NANOSTRUCTURES, docket number JALB282-US-NP (GFF-0195), filed concurrently, and currently pending.
- The present disclosure relates to integrated circuits, and more particularly to patterning work function metals for active nanostructure transistor devices with relatively small spaces between field effect transistors using a unitary isolation pillar.
- Field-effect transistors (FET) include doped source/drain regions that are formed in a semiconductor and separated by a channel region. A gate insulation layer is positioned about the channel region and a conductive gate electrode is positioned over or about the gate insulation layer. The gate insulation layer and the gate electrode together may be referred to as the gate stack for the device. By applying an appropriate voltage to the gate electrode, the channel region becomes conductive and current is allowed to flow from the source region to the drain region.
- To improve the operating speed of the FETs, and to increase the density of FETs on an integrated circuit (IC), designs have gradually become smaller in size. Reductions to the size and the channel length in FETs can improve the switching speed of the FETs. A number of challenges arise as feature sizes of FETs and ICs get smaller. For example, significant downsizing of traditional FETs may produce electrostatic issues and mobility degradation. Scaled-down FETs may have shorter gate lengths that make it more difficult to control the channel. New device architectures such as “gate-all-around” active nanostructures allow further scaling of ICs, in part, because the gate is structured to wrap around the channel, creating more surface area and better control. This structure can provide better control with lower leakage current, faster operations, and lower output resistance. Active nanostructures used to form the channel can include a semiconductor nanowire, i.e., a vertically or horizontally oriented thin wire, or a plurality of stacked nanosheets, i.e., a plurality of vertically spaced semiconductor sheets.
- In very small transistors such as nanostructure FETs, metal gates are used to provide high performance. The threshold voltage of a FET is the minimum voltage required to create the conducting path between the source and drain. Metal gates include a gate metal with a work function metal (WFM) and a layer having a high dielectric constant (high-k) in a combination known as high-k metal gate (HKMG). The work function metal is typically located between the high-k layer and the metal gate, and is used to tune the threshold voltage of the transistor. The work function is the minimum energy (usually measured in electron volts) needed to remove an electron from a solid to a point immediately outside the solid surface (or energy needed to move an electron from the Fermi energy level into vacuum), i.e., the final electron position is far from the surface on the atomic scale but still close to the solid on the macroscopic scale. Different transistors may require different threshold voltages, and therefore different work function metals. For example, a PFET (a FET with a channel that contains holes) may require a different work function metal than an NFET (a FET with a channel that contains electrons).
- Some integrated circuits, known as bimetallic integrated circuits, include both NFETs and PFETs. These bimetallic integrated circuits may require at least two different work function metals, one for PFETs and one for NFETs. In some cases, an integrated circuit design may include a PFET directly adjacent to an NFET. In such a scenario, it may be difficult to deposit and pattern the different work function metals completely around the active nanostructure of the adjacent FETs without causing other problems.
- A first aspect of the disclosure provides a method comprising: forming a first active nanostructure on a substrate and a second active nanostructure on the substrate, the first and the second active nanostructures being adjacent to each other and separated by a first space; forming an isolation pillar between the first and second active nanostructures, the isolation pillar having a lower portion in a portion of the first space and an upper portion extending above an upper surface of the first and second active nanostructures, the upper portion and the lower portion being unitary; depositing a high dielectric constant (high-K) layer and a first metal over the first active nanostructure, the isolation pillar and the second active nanostructure; removing the first metal from a part of the isolation pillar, creating a discontinuity in the first metal separating the first metal over the first active nanostructure from the first metal over the second active nanostructure; and etching to remove the first metal surrounding the second active nanostructure, wherein the isolation pillar or the discontinuity in the first metal on the part of the isolation pillar prevent the etching from reaching and removing the first metal on the first active nanostructure; and depositing a second metal surrounding the second active nanostructure.
- A second aspect includes a method comprising: forming a first active nanostructure on a substrate and a second active nanostructure on the substrate, the first and the second active nanostructures being adjacent to each other and separated by a first space; forming an isolation pillar between the first and second active nanostructures, the isolation pillar having a lower portion in a portion of the first space and an upper portion extending above an upper surface of the first and second active nanostructures, wherein the upper portion and the lower portion are unitary and the upper portion is wider than the lower portion, and wherein the upper portion extends to a first height above the upper surface of the first and second active nanostructures in a first gate region; in a gate region in which the first and second active nanostructures are to share a gate, etching the upper portion of the isolation pillar above the upper surface of the first and second active nanostructures to a second height that is less than the first height; depositing a high dielectric constant (high-K) layer and a first metal over the first active nanostructure, the isolation pillar and the second active nanostructure; removing the first metal from a part of the isolation pillar, creating a discontinuity in the first metal separating the first metal over the first active nano structure from the first metal over the second active nanostructure; etching to remove the first metal surrounding the second active nanostructure, wherein the isolation pillar or the discontinuity in the first metal on a part of the isolation pillar prevent the etching from reaching and removing the first metal on the first active nanostructure; and depositing a second metal surrounding the second active nanostructure.
- A third aspect includes a field effect transistor (FET) structure, comprising: a first type field effect transistor (FET) having: a first active nanostructure on a substrate, a gate having a high dielectric constant (high-K) layer and a first work function metal (WFM) surrounding the first active nanostructure, and a source/drain (S/D) region at each of opposing ends of the first active nanostructure; a second type field effect transistor (FET) having: a second active nanostructure on the substrate adjacent to the first active nanostructure and separated by a space, the second FET further including a gate having the first WFM and a second work function metal (WFM) surrounding the second active nanostructure, and a source/drain (S/D) region at each of opposing ends of the second active nanostructure, the second WFM being different than the first WFM; and an isolation pillar including a lower portion positioned between the first and second active nanostructures in the space and a unitary, wider, upper portion extending above an upper surface of the first and second active nanostructures, wherein one of the first and second WFMs extends along a sidewall of the isolation pillar but not over a part of the isolation pillar.
- The embodiments of this disclosure will be described in detail, with reference to the following figures, wherein like designations denote like elements, and wherein:
-
FIG. 1 shows a plan view of an IC layout according to embodiments of the disclosure. -
FIG. 2 shows a perspective cross-sectional view of active nanostructure formation, according to embodiments of the disclosure. -
FIG. 3 shows a cross-sectional view of active nanostructure formation, according to embodiments of the disclosure. -
FIG. 4 shows a cross-sectional view of forming of a capping layer over active nanostructures, according to embodiments of the disclosure. -
FIG. 5 shows a cross-sectional view of forming sacrificial columns over the capping layer, according to embodiments of the disclosure. -
FIG. 6 shows a cross-sectional view of forming pillar material, according to embodiments of the disclosure. -
FIG. 7 shows a cross-sectional view of forming a mask for forming an isolation pillar, according to embodiments of the disclosure. -
FIGS. 8A-B show cross-sectional views of forming an isolation pillar in a first and second gate region along view lines A-A and B-B inFIG. 1 , respectively, according to embodiments of the disclosure. -
FIGS. 9A-B show cross-sectional views of removing sacrificial columns in the first and second gate regions along view lines A-A and B-B inFIG. 1 , respectively, according to embodiments of the disclosure. -
FIGS. 10A-B show cross-sectional views of removing a capping layer and a nanosheet release process in the first and second gate regions along view lines A-A and B-B inFIG. 1 , respectively, according to embodiments of the disclosure. -
FIG. 11 shows a cross-sectional view of source/drain region formation in a source/drain area with no isolation pillar along view line 11-11 inFIG. 1 , according to embodiments of the disclosure. -
FIGS. 12A-B show cross-sectional views of a high dielectric constant (high-K) layer and first work function metal (WFM) formation in the first and second gate regions along view lines A-A and B-B inFIG. 1 , respectively, according to embodiments of the disclosure. -
FIGS. 13A-B show cross-sectional views of removing the first WFM to expose at least a portion of the isolation pillar in the first and second gate regions along view lines A-A and B-B inFIG. 1 , respectively, according to embodiments of the disclosure. -
FIGS. 14A-B show cross-sectional views of removal of the high-K layer and first WFM from a part of the isolation pillar in the first and second gate regions along view lines A-A and B-B inFIG. 1 , respectively, according to embodiments of the disclosure. -
FIGS. 15A-B show cross-sectional views of removal of the protective layer for removing the first WFM from the part of the isolation pillar in the first and second gate regions along view lines A-A and B-B inFIG. 1 , respectively, according to embodiments of the disclosure. -
FIGS. 16A-B show cross-sectional views prior to removing the first WFM from an active nanostructure in the first and second gate regions along view lines A-A and B-B inFIG. 1 , respectively, according to embodiments of the disclosure. -
FIGS. 17A-B show cross-sectional views of removing the first WFM from the active nanostructure in the first and second gate regions along view lines A-A and B-B inFIG. 1 , respectively, according to embodiments of the disclosure. -
FIGS. 18A-B show cross-sectional views of removal of the mask for removing the first WFM in the first and second gate regions along view lines A-A and B-B inFIG. 1 , respectively, according to embodiments of the disclosure. -
FIGS. 19A-B show cross-sectional views of formation of a second WFM and a gate metal layer in the first and second gate regions along view lines A-A and B-B inFIG. 1 , respectively, according to embodiments of the disclosure.FIGS. 19A-B also show an embodiment of a FET structure along view lines A-A and B-B inFIG. 1 , respectively, according to embodiments of the disclosure. -
FIGS. 20A-B show cross-sectional views of optional formation of a metal gate layer in the first and second gate regions along view lines A-A and B-B inFIG. 1 , respectively, according to embodiments of the disclosure.FIGS. 20A-B also show another embodiment of a FET structure along view lines A-A and B-B inFIG. 1 , respectively, according to embodiments of the disclosure. - It is noted that the drawings of the disclosure are not necessarily to scale. The drawings are intended to depict only typical aspects of the disclosure, and therefore should not be considered as limiting the scope of the disclosure. In the drawings, like numbering represents like elements between the drawings.
- Embodiments of the present disclosure provide methods for work function metal (WFM) patterning for active nanostructure transistor devices that may be used in integrated circuits (IC). In some embodiments, an isolation pillar can reduce or eliminate an overetch formed during removal of a WFM such that the overetch does not expose the WFM on the adjacent active nanostructure. The resulting IC may include different WFMs on adjacent active nanostructures, creating different types of FETs. The isolation pillar may have a lower section between active nanostructures of adjacent FETs and a wider, unitary upper section above an upper surface of the active nanostructures. The isolation pillar may have a first height above the upper surface of active nanostructures in a first gate region where the gates of adjacent FETs are to be electrically isolated, and a second height that is less than the first height in a second gate region where the gates of adjacent FETs are to be electrically connected.
- It will be understood that when an element such as a layer, region, or substrate is referred to as being “on” or “over” another element, it may be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or “directly over” another element, there may are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it may be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.
- Reference in the specification to “one embodiment” or “an embodiment” of the present disclosure, as well as other variations thereof, means that a particular feature, structure, characteristic, and so forth described in connection with the embodiment is included in at least one embodiment of the present disclosure. Thus, the phrases “in one embodiment” or “in an embodiment,” as well as any other variations appearing in various places throughout the specification are not necessarily all referring to the same embodiment. It is to be appreciated that the use of any of the following “/,” “and/or,” and “at least one of,” for example, in the cases of “A/B,” “A and/or B” and “at least one of A and B,” is intended to encompass the selection of the first listed option (a) only, or the selection of the second listed option (B) only, or the selection of both options (A and B). As a further example, in the cases of “A, B, and/or C” and “at least one of A, B, and C,” such phrasing is intended to encompass the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B), or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C). This may be extended, as readily apparent by one of ordinary skill in the art, for as many items listed.
- As noted, bimetallic ICs include both NFETs and PFETs. These bimetallic ICs may use at least two different WFMs, one for PFETs and one for NFETs. In cases where an IC includes a PFET directly adjacent to an NFET, it may be difficult to deposit and pattern the different WFMs completely around the active nanostructure of the adjacent FETs without causing other problems. For example, within an opening created by removal of a dummy gate, a first WFM is applied to both FETs. However, the first WFM must be removed from the active nanostructure that requires a second, different WFM. Conventionally, a mask is formed in the dummy gate opening over a first active nanostructure, but not over an exposed second active nanostructure from which the first WFM must be removed. Isotropic wet etching is used to remove the first WFM from between the active nanostructure, e.g., nanosheets, fin or nanowire, of the exposed second active nanostructure that requires the second WFM. However, due to the small amount of space between the active nanostructures, the wet etching will follow the layer of the first WFM to the masked first active nanostructure. In particular, the wet etching may create a path to, or at least toward, the adjacent masked first active nanostructure, i.e., the etching overetches or sneaks around the mask. The overetch path may include an undercut under the mask layer, and/or a vertically extending path about the mask layer where ends thereof meet the first WFM in the dummy gate opening.
- Conventionally, the spacing between adjacent nanostructures is sufficient to prevent the overetching from reaching the masked, first active nanostructure, and posing a problem. However, as the distance between adjacent nanostructures has decreased (e.g., to less than 45 nanometers (nm) not including work function metal layer thickness), it has been discovered that the overetching may extend far enough to expose the first WFM of the masked, first active nanostructure. In some cases, the overetching can remove or damage the first WFM about the masked, first active nanostructure (removing it from at least a side portion of the nanowire, fin or nanosheets thereof, and/or even from between nanosheets, where provided). In any event, the overetching may render the device inoperable.
- The necessary duration of the wet etching can also impact the extent of overetching. For example, the overetching issue may be magnified relative to nanosheet stack applications because the wet etch must be allowed to act for a sufficient amount of time to remove the first WFM from not just around the active nanostructure, but also between the nanosheets of the exposed, second active nanostructure. The wet etch duration being longer in this setting, compared to a nanowire application, allows more time for the wet etch to work around the mask to remove the first WFM from the masked, first active nanostructure. In some cases, the duration may be sufficient for the wet etch to remove the first WFM from the first nanosheet stack even though it is covered by the mask. In another example, the width of nanostructures within a single IC may vary over a large scale for different devices. For example, a device for a static random access memory (SRAM) may have a nanostructure having a width of about 5 to 40 nm, but those for logic devices on the same IC may have a width of about 20 to 80 nm. The wet etch must have a duration to address the highest width active nanostructure (e.g., 80 nm) even though devices having a smaller width nanostructure that do not require such a long duration, are present. Consequently, the smaller width nanostructure devices are highly likely to experience overetching. As will be described, embodiments of the disclosure employ an isolation pillar to prevent the overetch from reaching the masked active nanostructure.
- Another challenge with WFM patterning is addressing mask edge placement error (EPE). More particularly, the edge of the mask for WFM patterning is ideally placed between the adjacent active nanostructures, leaving the first WFM over the masked, first active nanostructure after the etching. Conventionally, such mask edge placement is not an issue because the space provides sufficient tolerance to statistically accommodate some misalignment. However, as the distance between adjacent active nanostructures is decreased, the ability to properly place an edge of the mask between adjacent nanosheet stacks, fins or nanowires is significantly impaired. For example, for the next generation of devices (e.g., 7 nm), the space between active nanostructures is at or less than 45 nm, considering the high-K layer and the first WFM on both active nanostructures, the space left to land the mask edge becomes too small to reliably ensure the mask edge lands properly. Due to current mask edge alignment variations, the mask edge can be either on top of or too close to one or the other nanostructure, i.e., nanosheet stack, fin or nanowire. If the mask edge is on top of the first active nanostructure, the wet etch may remove at least part of the first WFM from an unmasked portion of the first active nanostructure, rendering the first device inoperable. If the mask edge is on top of the second active nanostructure, the wet etch cannot properly remove the first WFM from the second active nanostructure, possibly rendering the second device inoperable. If the mask is too close to either nanostructure, it increases the likelihood of mask undercut, and its resulting structural issues. As will be described, the isolation pillar according to embodiments of the disclosure addresses this challenge by relaxing the precision required to land the mask edge.
- Referring to the drawings, a method according to embodiments of the disclosure will be described.
-
FIG. 1 shows a plan view of anIC layout 10 according to embodiments of the disclosure.FIG. 1 showsIC layout 10 with a FET structure completed, butFIG. 1 will also be referenced for purposes of description of the steps of the method according to embodiments of the disclosure. As shown inFIG. 1 ,IC layout 10 includes a plurality of p-typeactive nanostructures 120P for p-type field effect transistors (PFETs) 222, i.e., wheregates 246 extend overactive nanostructures 120P.IC layout 10 also includes a plurality of n-typeactive nanostructures 120N for n-type field effect transistors (NFETs) 224, i.e., wheregates 242 extend overactive nanostructures 120N. For purposes of description,FIG. 1 also shows a gatecut landing area 30 for an intended gate cut isolation 31 (not actually built, shown in phantom) between adjacent P and N typeactive nanostructures cut landing area 30 would conventionally be defined between adjacent PFETs 222 andNFETs 224 in anN-P space 32 therebetween. (Gate cut isolations 34NN and 36PP isolate adjacent NFETs (upper end of view) and adjacent PFETs, respectively (lower end of view) (FETs not shown)). As understood by one skilled in the art, a conventional gate cut isolation is typically formed after forming a dummy gate (not shown), e.g., by forming an opening in the dummy gate between active nanostructures to a substrate therebelow, and filling the opening with an insulator that remains in place after dummy gate removal. -
IC layout 10 has a first gate region 80 (one shown, in center) in which gates ofadjacent NFETs 224 andPFETs 222 are electrically isolated, and a second gate region 82 (two shown) in which gates ofadjacent NFETs 224 andPFETs 222 are electrically connected or shared.First gate region 80 would typically require a gate cut isolation 31 (phantom box) in a gatecut landing area 30. However, where a gate cut isolation 31 (phantom box) is desired between certain parts of PFET 222C and NFET 224C, gate cutlanding area 30, i.e., space between PFET 222C and NFET 224C, may not provide sufficient width to land a gate cut isolation using current processes. In order to address this situation, as shown in the middle ofFIG. 1 , current practice is to reduce the width ofactive nanostructures isolation landing area 30. Unfortunately, as shown, this process requires formation of tapered NFET 224C and PFET 222C devices (e.g., with jogs and corners) that are hard to manufacture due to, e.g., nanostructure variability, proximity issues, lithography and patterning limits, etc. Further, the reduction in width of the active nanostructures is typically accompanied by a reduction in performance of the FETs. Embodiments of the disclosure provide processes for forming anisolation pillar 160 that includes anupper portion 164 that acts as a gate cut isolation 212 (FIGS. 19A, 20A ) infirst gate region 80, without having to re-shape active nanostructures. Further, embodiments of the disclosure reduce at least part ofupper portion 164 in second gate region 82 (FIGS. 19B, 20B ), allowinggates adjacent NFETs 224 andPFETs 222 to be electrically connected or shared, where desired. - As will be described, processing in each
gate region gate regions FIG. 1 through first gate region 80 (gates isolated); and those figures with a corresponding number and a ‘B’ show cross-sectional views along view line B-B through second gate region 82 (gates connected/shared). -
FIG. 2 shows a perspective cross-sectional view of aprecursor structure 110.Precursor structure 110 may include asubstrate 112 which may include but is not limited to silicon, germanium, silicon germanium, silicon carbide, and those consisting essentially of one or more III-V compound semiconductors having a composition defined by the formula AlX1GaX2InX3AsY1PY2NY3SbY4, where X1, X2, X3, Y1, Y2, Y3, and Y4 represent relative proportions, each greater than or equal to zero and X1+X2+X3+Y1+Y2+Y3+Y4=1 (1 being the total relative mole quantity). Other suitable substrates include II-VI compound semiconductors having a composition ZnA1CdA2SeB1TeB2, where A1, A2, B1, and B2 are relative proportions each greater than or equal to zero and A1+A2+B1+B2=1 (1 being a total mole quantity). Furthermore, a portion or entire semiconductor substrate may be strained.Substrate 112 may also take the form of a semiconductor-on-insulator (SOI) substrate, including an SOI layer over a buried insulator layer (not shown) over a bulk semiconductor layer. The buried insulator layer may include, for example, silicon oxide, and the semiconductor layers may include any semiconductor material listed herein. -
FIG. 2 also shows a plurality of shallow trench isolations (STIs) 114 separatingactive nanostructures STI 114 may include a trench etched intosubstrate 112 filled with an insulator, or an insulator deposited on top ofsubstrate 112.STIs 114 isolate one region of the substrate from an adjacent region of the substrate. As understood, one or more transistors of a given polarity may be disposed within an area isolated bySTI 114. EachSTI 114 may be formed of any currently-known or later developed substance for providing electrical insulation, and as examples may include: silicon nitride (Si3N4), silicon oxide (SiO2), fluorinated SiO2 (FSG), hydrogenated silicon oxycarbide (SiCOH), porous SiCOH, boro-phospho-silicate glass (BPSG), silsesquioxanes, carbon (C) doped oxides (i.e., organosilicates) that include atoms of silicon (Si), carbon (C), oxygen (0), and/or hydrogen (H), thermosetting polyarylene ethers, a spin-on silicon-carbon containing polymer material, near frictionless carbon (NFC), or layers thereof. -
FIG. 2 also shows forming a firstactive nanostructure 120P onsubstrate 112 and a secondactive nanostructure 120N onsubstrate 112. This step may occur before or afterSTI 114 formation.Active nanostructures - “Depositing” may include any now known or later developed techniques appropriate for the material to be deposited including but are not limited to, for example: chemical vapor deposition (CVD), low-pressure CVD (LPCVD), plasma-enhanced CVD (PECVD), semi-atmosphere CVD (SACVD) and high density plasma CVD (HDPCVD), rapid thermal CVD (RTCVD), ultra-high vacuum CVD (UHVCVD), limited reaction processing CVD (LRPCVD), metalorganic CVD (MOCVD), sputtering deposition, ion beam deposition, electron beam deposition, laser assisted deposition, thermal oxidation, thermal nitridation, spin-on methods, physical vapor deposition (PVD), atomic layer deposition (ALD), chemical oxidation, molecular beam epitaxy (MBE), plating, evaporation.
- After forming, first and the second
active nanostructures substrate 112 and separated by afirst space 116.First space 116 may be less than 45 nanometers (nm). As used herein, “active nanostructure” may include any form of vertically oriented semiconductor structure for providing a channel of a transistor device, e.g., one capable of a gate all around arrangement. As illustrated,active nanostructures active nanostructures nanosheet stack 122 may includenanosheets 126 separated (alternatingly) bysacrificial layers 124.Nanosheets 126 may include a semiconductor, e.g., silicon, andsacrificial layers 124 may include any of a variety of sacrificial materials, such as silicon germanium. Other materials for nanosheets and/or sacrificial layers are possible. Nanosheet stacks 122 may include at least onenanosheet 126. In one embodiment, eachnanosheet stack 122 includes threenanosheets 126, as shown inFIG. 2 . Nanosheet stacks 122 may be formed by alternating deposition ofsacrificial layers 124 and nanosheet 126 layers, followed by photolithographic patterning using amask 128 including ahard mask 130, e.g., of silicon nitride, and apad oxide 132. - Continuing with
FIG. 2 ,mask 128 may be shaped to form afirst space 116 betweenactive nanostructures First space 116 may have a different width between pairs of adjacent NFETs and PFETs (N-P spacing), adjacent NFETs and/or adjacent PFETs. For example, the N-P spacing may be smaller than the others such that, as will be described, only one isolation pillar is formed in an N-P space, but two are formed in N-N or P-P space—one on each active nanostructure.Active nanostructures active nanostructures mask 128 may be removed, e.g., using any appropriate ashing process to removemask 128. -
FIG. 3 shows a cross-sectional view of first and secondactive nanostructures first space 116 therebetween after removal ofmask 128 and other structures, such as amorphous silicon dummy gate (not shown) and dummy gate oxide (not shown). It is understood thatFIG. 3 shows a cross-section in a gate cavity opening forgate regions 80, 82 (FIG. 1 ). - While
active nanostructures active nanostructures -
FIGS. 4-10B show cross-sectional views of a process of forming an isolation pillar 160 (FIGS. 10A-B ) between first and secondactive nanostructures FIGS. 10A-B , and as will be described,isolation pillar 160 has alower portion 162 in aportion 144 offirst space 116 and anupper portion 164 extending above anupper surface 166 of first and secondactive nanostructures Upper portion 164 andlower portion 162 are unitary, i.e., there is no seam between the portions and they are formed as one, integral structure. The teachings of the disclosure will be described relative toisolation pillar 160 between first andsecond nanostructures more isolation pillars 160 may be formed in spaces between same types of FETs. That is, isolation pillar(s) 160 may be formed between all adjacent active nanostructures on the substrate, e.g., as shown inFIGS. 1, 3 and 4 , inN-N space 147 and P-P space 149 (adjacent active nanostructures removed for clarity). - As shown in the cross-sectional view of
FIG. 4 , the process may include forming acapping layer 142 over first and secondactive nanostructure portion 144 offirst space 116 remains open thereafter. This step may include epitaxially growingcapping layer 142 fromsacrificial layers 124 of nanosheet stacks 122. Cappinglayer 142 may include, for example, silicon germanium, but could include other selectively grown material over the nanosheet stacks, e.g., metal, dielectric, etc. As will be described, a thickness of cappinglayer 142 aboveactive nanostructures lower portion 164 ofisolation pillar 160 above the active nano structures. The terms “epitaxial growth” and “epitaxially formed and/or grown” mean the growth of a semiconductor material on a deposition surface of a semiconductor material, in which the semiconductor material being grown may have the same crystalline characteristics as the semiconductor material of the deposition surface. In an epitaxial growth process, the chemical reactants provided by the source gases are controlled and the system parameters are set so that the depositing atoms arrive at the deposition surface of the semiconductor substrate with sufficient energy to move around on the surface and orient themselves to the crystal arrangement of the atoms of the deposition surface. -
FIG. 5 shows a cross-sectional view of forming asacrificial column 150 above each of first and secondactive nanostructures second space 152 betweensacrificial columns 150.Second space 152 is contiguous withportion 144 offirst space 116. For purposes that will be described herein,second space 152 is wider thanportion 144 offirst space 116.Sacrificial columns 150 may be formed using any now known or later developed technique. In one example, sacrificial material such as an organic planarization layer (OPL) may be deposited and etched using amask 154 to formsacrificial columns 150.Mask 154 may be a negative tone mask, i.e., a mask typically used to form gate cut openings in gate cut landing area 30 (FIG. 1 ).Mask 154 may include any appropriate hard mask material, e.g., silicon nitride. The etch used may be any appropriate etching chemistry for the OPL used, e.g., a RIE.Sacrificial columns 150 land on top of cappinglayer 142 over first and secondactive nanostructures Sacrificial column 150 alignment withcapping layer 142 and first and secondactive nanostructures sacrificial column 150 edge placement over cappinglayer 142 and first and secondactive nanostructures sacrificial columns 150 are formed,mask 154 may be removed, e.g., using an ashing process appropriate for the mask material. -
FIG. 6 shows a cross-sectional view of forming apillar material 158 inportion 144 offirst space 116 and insecond space 152. This process may include depositingpillar material 158, e.g., using CVD.Pillar material 158 may include but is not limited to: silicon oxycarbide (SiOC), silicon oxide, silicon oxy-carbide nitride (SiOCN), silicon nitride (SiN) or silicon boron carbon nitride (SiBCN).Pillar material 158 fillsportion 144 offirst space 116 that has less width thansecond space 152 such thatpillar material 158 insecond space 152 extends over and aboveupper surface 166 of first andactive nanostructure pillar material 158 is betweenactive nanostructures nanosheet stack 122. -
FIGS. 7, 8A, 8B, 9A, 9B, 10A and 10B , show cross-sectional views of removingsacrificial columns 150 andcapping layer 142, creatinglower portion 162 ofisolation pillar 160 from pillar material 158 (FIG. 7 ) inportion 144 offirst space 116 between first and secondactive nanostructures upper portion 164 ofisolation pillar 160 extending aboveupper surface 166 of first and secondactive nanostructures FIGS. 9A and 9B ,upper portion 164 extends overupper surface 166 andupper portion 164 extends upwardly above first and secondactive nanostructures FIG. 6 ) aboveactive nanostructures lower portion 164 ofisolation pillar 160 above theactive nanostructures FIG. 6 ) is relatively thin,lower portion 164 is relatively close toactive nanostructures second space 152 is wider thanportion 144 offirst space 116,upper portion 164 is wider thanlower portion 162. Sincepillar material 158 is deposited all at once,upper portion 164 andlower portion 162 are unitary, i.e., there is no seam between the portions and they are formed as one, integral structure. -
FIG. 7 shows forming amask 170 for reducing a height of isolation pillar 160 (FIGS. 8A-B ) insecond gate region 82.Mask 170 may be an inverse mask for that used for gate cut isolations 31 (shown in phantom in gate cut landing area 30 (FIG. 1 )). The inverse mask can be formed using a negative tone photoresist (i.e., a photoresist in which portions exposed to light become insoluble to the photoresist developer, and the unexposed portion is dissolved in the photoresist developer) on the material with the same intervening mask or template containing the pattern for the gate cut isolations. Hence,mask 170 creates openings for etching in areas in the pattern that would be protected (not etched) areas on a positive tone mask, i.e., it is the inversion of the typically employed positive tone mask for gate cut isolations. Thus,mask 170 creates openings for etching everywhere except where a gate cut isolation opening 31 (in phantom inFIG. 1 ) would normally be created. In this fashion, oversecond gate region 82, where a gate cut isolation would normally not be present and whereisolation pillar 160 separation of gates is not desired, anopening 172 is formed inmask 170.Opening 172 allows for reduction in height ofpillar 160 to allow for later gate connection. - In contrast,
mask 170 coversfirst gate region 80 where gate isolation is desired, allowingpillar 160 to provide for later gate isolation. As understood by one skilled in the art, a conventional gate cut isolation is typically created by forming an opening to the substrate in a dummy gate between active nanostructures, and filling the opening with an insulator that remains in place after dummy gate removal. Where a gate cut isolation is desired between certain parts of the PFET and NFET, a gate cut landing area, i.e., space between the PFET and NFET likefirst space 116, may not provide sufficient width to land a gate cut isolation using current processes. In order to address this situation, current practice is to reduce the width of active nanostructures and the respective NFET and PFET, where necessary, to enlarge the space (like first space 116), therebetween and create a larger gate cut isolation landing area. Unfortunately, this process requires formation of tapered NFET and PFET devices (e.g., with jogs and corners) that are hard to manufacture due to, e.g., nanostructure variability, proximity issues, lithography and patterning limits, etc. Further, the reduction in size of the FETs is typically accompanied by a reduction in performance of the FETs. Formation ofisolation pillar 160 ingate region 80, as described, eliminates the need to create a larger gate cut isolation landing area. -
FIGS. 8A and 8B show cross-sectional views ofetching pillar material 158 in first gate region 80 (FIG. 8A ) in which gate isolation is desired, and second gate region 82 (FIG. 8B ) in which gate connection is desired. The etching may include any appropriate etching chemistry forpillar material 158, e.g., a RIE. InFIG. 8B , opening 172 inmask 170 allowspillar material 158 ofupper portion 164 insecond gate region 82 to be etched. In contrast, as shown inFIG. 8A ,mask 170 preventspillar material 158 ofupper portion 164 infirst gate region 80 to be etched. As a result,upper portion 164 in first gate region 80 (FIG. 8A ) has a first height H1, andupper portion 164 in second gate region 82 (FIG. 8B ) has a second height H2 that is less than first height H1.Pillar material 158 is etched away in both regions selectively to anupper surface 174 ofsacrificial columns 150.FIGS. 9A and 9B show the structure after removal of sacrificial columns 150 (FIGS. 8A-B ) and mask 170 (FIGS. 8A-B ), e.g., by a conventional resist strip formask 170 and an ashing process appropriate forsacrificial column 150 material. As shown inFIG. 9B ,isolation pillar 160 insecond gate region 82 has a T-shape cross-section, i.e., it is generally T-shape with some exceptions for rounded artifacts in some locations like a top of the ‘T.’ -
FIGS. 10A and 10B show cross-sectional views of removing sacrificial layers 124 (FIG. 4 ) from first and second nanosheet stacks 120, i.e., after removing sacrificial columns 150 (FIGS. 8A-B ) and capping layer 142 (FIGS. 8A-B ). This process is sometimes referred to as “channel release” as it is forming the channel for the FETs. The process may include any now known or later developed etching process to remove capping layer 142 (FIGS. 9A-B ) and sacrificial layers 124 (FIGS. 9A-B ), selective tonanosheets 126. Any trimming process required to create the final size and shape ofnanosheets 126 may be provided also at this stage. It is understood that where nanosheet stacks 122 are not employed, e.g., where fins or nanowires are used, this step may be skipped. - As shown in
FIG. 10A , infirst gate region 80 in which first and secondactive nanostructures FIGS. 8A-B ) and capping layer 142 (FIGS. 8A-B ) are removed such thatupper portion 164 ofisolation pillar 160 extends aboveupper surface 166 of first and secondactive nanostructures FIG. 10B , insecond gate region 82 in which first and secondactive nanostructures FIGS. 8A-B ) and capping layer 142 (FIGS. 8A-B ) are removed such thatupper portion 164 extends aboveupper surface 166 of first and secondactive nanostructures -
FIG. 11 shows a cross-sectional view through view line 11-11 inFIG. 1 of a source/drain (S/D)area 152, i.e., withactive nanostructures FIGS. 10A-B ) is not present between source/drain regions 154N, 154P. S/D regions 154, shown inFIG. 11 , may be formed using any now known or later developed process including, for example, epitaxial growth of doped semiconductor at respective S/D region locations, i.e., having exposed semiconductor material. An annealing process may be carried out to drive in dopants into semiconductor material (not labeled) underlying S/D regions 154. As understood, where a dummy gate (not shown) is used, it protects other parts of the structure, e.g.,active nanostructures D regions 154 and other processes (not all relevant to current disclosure) that occur at about the same time, e.g., anneals and other processes damaging to active nanostructures. -
FIGS. 12A-B show cross-sectional views of depositing a high dielectric constant (high-K)layer 182 and afirst metal 180 over firstactive nanostructure 120P,isolation pillar 160 and secondactive nanostructure 120N. Note,isolation pillar 160 is betweenactive nanostructures isolation pillar 160 is formed around eachnanosheet stack 122. High-K layer 182 acts as a gate dielectric for high-K metal gates (HKMG) of the FETs. High-K layer 182 is formed onsubstrate 112 and first and secondactive nanostructures first metal 180. Examples of high-K material (having K higher than silicon oxide) include but are not limited to: metal oxides such as Ta2O5, BaTiO3, HfO2, ZrO2, Al2O3, or metal silicates such as HfSixOy or HfSixOyNz, where x, y, and z represent relative proportions, each greater than or equal to zero and x+y+z=1 (1 being the total relative mole quantity). As understood in the art,first metal 180 may include a work function metal (WFM) for a particular type of FET, i.e., n-type or p-type. That is,first metal 180 may include a PFET work function metal or an NFET work function metal, depending on what type of FET is being built from firstactive nanostructure 120P. In the example shown,active nanostructure 120P will eventually become a PFET, hencefirst metal 180 will be a PFET WFM such as but not limited to: aluminum (Al), zinc (Zn), indium (In), copper (Cu), indium copper (InCu), tin (Sn), tantalum (Ta), tantalum nitride (TaN), tantalum carbide (TaC), titanium (Ti), titanium nitride (TiN), titanium carbide (TiC), TiAlC, TiAl, tungsten (W), tungsten nitride (WN), tungsten carbide (WC), polycrystalline silicon (poly-Si), and/or combinations thereof. Whereactive nanostructures nanosheets 126, the depositing offirst metal 180 includes depositing the first metal such that the first metal surrounds each ofnanosheets 126 of firstactive nanostructure 120P, and such that the first metal surrounds each ofnanosheets 126 of secondactive nanostructure 120N. The depositing steps may include, for example, CVD, ALD, PECVD, etc. -
FIGS. 13A-B and 14A-B show cross-sectional views of removing first high-K layer 182 andfirst metal 180 from a part ofisolation pillar 160. This process may include covering the first and secondactive nanostructures protective layer 186, e.g., a soft mask material like silicon oxide or an organic planarization layer (OPL), and etching backprotective layer 186 such that anupper surface 190 thereof is between top ofupper end 184 ofisolation pillar 160 andupper surface 166 ofnanostructures FIGS. 13B and 14B , insecond gate region 82,isolation pillar 160 hasupper end 184 thereof sufficiently aboveupper surfaces 166 ofactive nanostructures first metal 180 and high-K layer 182 from part ofisolation pillar 160. The part ofisolation pillar 160 from which removal occurs may include any section that segregates or creates a gap infirst metal 180 and segregates or creates a gap in high-K layer 182, i.e., it can be on an upper surface ofupper end 184 ofisolation pillar 160, on part of one or more sidewalls 188L, 188R (shown as both inFIG. 14B ) of the T-shape top ofupper portion 164, and/or perhaps on part of asidewall active nanostructures protective layer 186 coversactive nanostructures isolation pillar 160, where it is covered by high-K layer 182 andfirst metal 180, extends aboveupper surface 190 ofprotective layer 186. Similarly, as shown inFIGS. 13A and 14A , infirst gate region 80,isolation pillar 160 also hasupper end 184 thereof sufficiently aboveupper surfaces 166 ofactive nanostructures first metal 180 and high-K layer 182 from parts thereof such as sidewalls 188L, 188R inupper portion 164 thereof and perhaps sidewalls 188L, 188R of lower portion 162 (if exposed by protective layer 186), without removal fromactive nanostructures - As shown in
FIGS. 14A-B , an etching may then be performed to remove at leastfirst metal 180 from a part ofisolation pillar 160, and from a top portion of the gate cavity, as recognized by one skilled in the art. Optionally, the etching may also remove high-K layer 182. This process is sometimes referred to as chamfering. The etching may include any appropriate etching process such as a RIE for high-K layer 182 (optionally) andfirst metal 180. As shown inFIGS. 14A-B , first metal 180 (and optionally high-K layer 182) includes a discontinuity separatingfirst metal 180 over firstactive nanostructure 120P from first metal 180 (and optionally high-K layer 182) over secondactive nanostructure 120N. However, high-K layer 182 andfirst metal 180 may remain on opposing sidewalls 188L, 188R ofisolation pillar 160, i.e., inlower portions 162 in each of first and second gate regions 80 (FIG. 14A ), 82 (FIG. 14B ), respectively. That is, in eachgate region first metal 180 and high-K layer 182 may optionally be removed from some part of sidewalls 188L, 188R oflower portion 162 ofisolation pillar 160, if exposed. Once completed,protective layer 186 may be removed, e.g., by an ashing process, as shown inFIGS. 15A-B . -
FIGS. 16A-B and 17A-B shows cross-sectional views of removingfirst metal 180 surrounding secondactive nanostructure 120N. Here, as shown inFIGS. 16A-B , amask 200 may be positioned to cover firstactive nanostructure 120P and can land on or even coverisolation pillar 160. In contrast to conventional processes, anedge 202 ofmask 200 can land in a less precise manner so long as firstactive nanostructure 120P is covered because isolation pillar 160 (in first gate region 80) or discontinuity infirst metal 180 onupper end 184 of isolation pillar 160 (in second gate region 82) prevent (wet) etching from reaching and removingfirst metal 180 on firstactive nanostructure 120P. In particular, in second gate region 82 (FIG. 17B )first metal 180 on at leastsidewall 188L (left side in example shown) ofisolation pillar 160 provides a controlled, directed and limited path through which wet etching may attempt to reach firstactive nanostructure 120P alongsidewall 188L oflower portion 162. However, becausefirst metal 180 is removed from atleast sidewall upper end 184, the wet etching cannot reachfirst metal 180 on firstactive nanostructure 120P. Even if the wet etching extends to an upper extent ofsidewall 188L ofisolation pillar 160 inlower portion 162,mask 200 interaction with the discontinuity infirst metal 180 onsidewall 188L ofisolation pillar 160 prevents the wet etching from reachingfirst metal 180 over firstactive nanostructure 120P. Consequently, as shown inFIGS. 17A-B , the wet etching can be aggressive and thorough. Further, the time required to removefirst metal 180 from differently sized secondactive nanostructures 120N on an IC is irrelevant because, regardless of the length of time to remove them from the widest of secondactive nanostructures 120N, all of the other firstactive nanostructures 120P are protected. The wet etching may include any appropriate etching process(es) to removefirst metal 180, e.g., RIEs. As shown inFIGS. 17A-B , wherenanosheets 126 are used, high-K layer 182 (optional) andfirst metal 180 is removed by etching from betweennanosheets 126 of secondactive nanostructure 120N. -
FIGS. 18A-B and 19A-B show cross-sectional views of depositing asecond metal 210 surrounding secondactive nanostructure 120N. As also shown inFIGS. 19A-B ,second metal 210 may be deposited over each offirst nanostructure 120P and secondactive nanostructure 120P (and isolation pillar 160).FIGS. 18A-B show removal of mask 200 (FIGS. 16A-17B ), andFIGS. 19A-B shows depositing ofsecond metal 210, e.g., by CVD or other appropriate deposition technique.Second metal 210 includes the other of the PFET work function metal and the NFET work function metal. In this example,second metal 210 may include an NFET work function metal such as but not limited to: aluminum (Al), zinc (Zn), indium (In), copper (Cu), indium copper (InCu), tin (Sn), tantalum (Ta), tantalum nitride (TaN), tantalum carbide (TaC), titanium (Ti), titanium nitride (TiN), titanium carbide (TiC), TiAlC, TiAl, tungsten (W), tungsten nitride (WN), tungsten carbide (WC), polycrystalline silicon (poly-Si), and/or combinations thereof. Wherenanosheets 126 are employed, as shown inFIGS. 19A-B ,second metal 210 may be deposited such that it surrounds each ofnanosheets 126 of secondactive nanostructure 120N and, if desired, firstactive nanostructure 120N. With regard to firstactive nanostructure 120P,second metal 210 may fill any voids betweenfirst metal 180 onnanosheets 126 andfirst metal 180 onadjacent sidewall 188R of isolation pillar(s) 160 inlower portion 162, and it may also coverfirst metal 180. Firstactive nanostructure 120P now forms part, i.e., channel with a gate 246 (FIGS. 19A-B ), of aPFET 222, and secondactive nanostructure 120N now forms part, i.e., channel within a gate 242 (FIGS. 19A-B ), of anNFET 224. As shown inFIG. 19B , insecond gate region 82, the depositing ofsecond metal 210 includes depositing the second metal such that the second metal extends overupper end 184 ofupper portion 164 ofisolation pillar 160. (This is not the case in first gate region 80 (e.g.,FIG. 19A ) in which intermediate planarization steps removesecond metal 210 fromupper end 184 ofupper portion 164.) That is, insecond gate region 82,second metal 210 extends overisolation pillar 160 andactive nanostructures gate 246 forPFET 222 andgate 242 forNFET 224 together. That is,NFET 224 andPFET 222 share an electrically connectedgate -
FIG. 20B shows an optional embodiment in which agate metal layer 230 is formed oversecond metal 210, i.e., to further electrically connectNFET 224 andPFET 222 insecond gate region 82.FIG. 20A shows an optional embodiment in whichgate metal layer 230 is formed oversecond metal 210 to provide further conductivity and contact landing area to each respective electrically isolated gate ofNFET 224 andPFET 222, i.e., infirst gate region 80.Gate metal layer 230 may include any now known or later developed gate metal such as but not limited to tungsten (W) or cobalt (Co).Gate metal layer 230 may be formed using any appropriate deposition process for the metal, perhaps followed by a planarization step. As noted, in second gate region 82 (FIG. 20B ), even wheregate metal layer 230 cannot or is not used,NFET 224 andPFET 222 are electrically connected bysecond metal 210. - Referring to
FIGS. 19A-B and 20A-B, a field effect transistor (FET)structure 240 according to embodiments of the disclosure may include: a first type FET, e.g.,NFET 224, havingactive nanostructure 120N onsubstrate 112, agate 242 having high-K layer 182 and second metal (WFM) 210 surroundingactive nanostructure 120N and a source/drain (S/D) region 154N (FIG. 11 ) at each of opposing ends ofactive nanostructure 120N.FET structure 240 may also include a second type FET, e.g.,PFET 222, havingactive nanostructure 120P onsubstrate 112 adjacent toactive nanostructure 120N and separated by space 244.PFET 222 may include agate 246 having high-K layer 182,first metal 180 andsecond metal 210 surroundingactive nanostructure 120P, and a source/drain (S/D) region 154P (FIG. 11 ) at each of opposing ends ofactive nanostructure 120P. Second metal (WFM) 210 is different thanfirst metal 180 to provide the desired WFM for each FET. InFET structure 240,isolation pillar 160 is positioned betweenactive nanostructures -
Isolation pillar 160 includeslower portion 162 positioned between first and secondactive nanostructures upper portion 164 extending aboveupper surface 166 of first and secondactive nanostructures FIGS. 19A-B , in one embodiment, one ofWFMs sidewall 188R as illustrated) ofisolation pillar 160 but not overupper end 184 thereof. This situation exists in both first andsecond gate regions PFET 222 extends only along asidewall 188R ofisolation pillar 160 and not over upper end 184 (of upper portion 164) thereof, i.e., becausePFET 222 is formed first. It is appreciated that ifNFET 224 was formed first,WFM 210 would extend alongsidewall 188L and not over upper end 184 (of upper portion 164) ofisolation pillar 160. -
FET structure 240 includes second gate region 82 (FIGS. 19B, 20B ) in whichgates FETs FIG. 19B ) and optionally metal gate layer 230 (FIG. 20A ). More particularly, insecond gate region 82 in which gates are to be shared, the other one of WFMs (second WFM 210), extends overisolation pillar 160 includingupper end 184 thereof to electrically connectgates NFET 224 andPFET 222 together. Here insecond gate region 82, the unitary, wider,upper portion 164 ofisolation pillar 160 extends aboveupper surface 166 of first and secondactive nanostructures FIGS. 19B, 20B ) that is less than a height H1 thereof in first gate region 80 (FIGS. 19A, 20A ). As noted,isolation pillar 160 insecond gate region 82 has a T-shape cross-section, i.e., it is generally T-shape with some exceptions for rounded artifacts in some locations like a top of the ‘T.’ - In addition, as shown in
FIGS. 19A and 20A ,FET structure 240 includesfirst gate region 80 in whichgates FETs isolation pillar 160, i.e., they are not electrically connected. More specifically, infirst gate region 80,isolation pillar 160 creates agate cut isolation 212 betweenNFET 224 andPFET 222 without the need to enlarge the spacing therebetween, eliminating the complexity and performance impact due to the tapered NFET and PFET (FIG. 1 ). That is,isolation pillar 160 creates gate cutisolation 212 by way of its height H1. Becauseisolation pillar 160/gate cutisolation 212 is built in-place, a larger gate cut landing area 30 (FIG. 1 ) is not required, andactive nanostructures FIG. 1 )—N-P space 32 (FIG. 1 ) can be the same narrower width along the entire length ofactive nanostructures upper portion 164 being wider thanlower portion 162 ofisolation pillar 160, allows use of conventional or even relaxed gate cut isolation masks, etc., to be employed.Upper portion 164 ofisolation pillar 160 can also extend over NFET 224 and/orPFET 222 becauseupper portion 164 only needs to extend tolower portion 162 ofisolation pillar 160, not between the FETs. Hence, the precision at whichupper region 164 must be formed is relaxed becauselower portion 162 is present, i.e., again, gate cut landing space 30 (FIG. 1 ) does not have to be enlarged to allowlower portion 162 ofisolation pillar 160 to land betweenNFET 224 andPFET 222. It is noted that the teachings of the disclosure relative toisolation pillar 160 are applicable to form gate cutisolation 212 between any two FETs, not just an NFET and a PFET. - As shown in
FIGS. 20A-B ,FET structures 240 may also optionally includegate metal layer 230, e.g., W or Co, over WFM(s) 180, 210. As shown inFIG. 20A ,gate metal layer 230 extends over an uppermost WFM, e.g.,WFM 210, over first active nanostructure 122P and secondactive nanostructure 120N infirst gate region 80, butisolation pillar 160 keepsgates FIG. 20A ),gate metal layer 230 provides, among other things, a larger contact landing area forgates FIG. 20B , insecond gate region 82,gate metal layer 230 extends overWFMs gates NFET 224 andPFET 222 together. - As noted, in one embodiment, each of
active nanostructures nanosheet stack 122 such that eachWFM respective nanosheets 126. As will be appreciated by those with skill in the art, the teachings of the disclosure are equally applicable to other forms of active nanostructures, e.g., fins, nanowires, etc. Further, while the teachings of the disclosure are described relative to anisolation pillar 160 between an NFET and PFET, i.e., for N-P space,isolation pillar 160 may also be formed in spaces between same types of FETS, i.e., in N-N space and P-P space. - Embodiments of the disclosure enable robust first gate, e.g.,
PFET gate 246, formation for gate-all-around active nanostructures at scaled N-to-P spaces, e.g., at 7 nm technology node, required for the later formed second gate, e.g.,NFET gate 242. The teachings of the disclosure also improves integration robustness by relaxing requirements on selected lithographic steps (e.g., from extreme ultraviolet (EUV) techniques to non-EUV techniques) such as: edge placement of removal mask 200 (FIGS. 17A-B ) forfirst metal 180. With regard to gate cutisolation 212 formation, the disclosure enables gate cut isolation formation (with gates or using replacement metal gate (RMG) processing) with the above-noted relaxed lithographic requirements, and eliminates the need to form tapered devices, e.g., with jogs or corners in the devices. Embodiments of the method also provide for self-aligned structures, reducing the impact of edge placement errors. Further, the wider topped, T-shaped pillar everywhere between N and P gates, even where they connect together, provides lower N to P gate parasitic capacitance. Advantageously, embodiments of the disclosure also do not require additional materials. - The method as described above is used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the disclosure. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. “Optional” or “optionally” means that the subsequently described event or circumstance may or may not occur, and that the description includes instances where the event occurs and instances where it does not.
- Approximating language, as used herein throughout the specification and claims, may be applied to modify any quantitative representation that could permissibly vary without resulting in a change in the basic function to which it is related. Accordingly, a value modified by a term or terms, such as “about”, “approximately” and “substantially”, are not to be limited to the precise value specified. In at least some instances, the approximating language may correspond to the precision of an instrument for measuring the value. Here and throughout the specification and claims, range limitations may be combined and/or interchanged, such ranges are identified and include all the sub-ranges contained therein unless context or language indicates otherwise. “Approximately” as applied to a particular value of a range applies to both values, and unless otherwise dependent on the precision of the instrument measuring the value, may indicate +/−10% of the stated value(s).
- The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present disclosure has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the disclosure in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the disclosure. The embodiment was chosen and described in order to best explain the principles of the disclosure and the practical application, and to enable others of ordinary skill in the art to understand the disclosure for various embodiments with various modifications as are suited to the particular use contemplated.
Claims (7)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/047,044 US10566248B1 (en) | 2018-07-27 | 2018-07-27 | Work function metal patterning for N-P spaces between active nanostructures using unitary isolation pillar |
TW108122168A TWI710013B (en) | 2018-07-27 | 2019-06-25 | Work function metal patterning for n-p spaces between active nanostructures using unitary isolation pillar |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/047,044 US10566248B1 (en) | 2018-07-27 | 2018-07-27 | Work function metal patterning for N-P spaces between active nanostructures using unitary isolation pillar |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200035567A1 true US20200035567A1 (en) | 2020-01-30 |
US10566248B1 US10566248B1 (en) | 2020-02-18 |
Family
ID=69177483
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/047,044 Active US10566248B1 (en) | 2018-07-27 | 2018-07-27 | Work function metal patterning for N-P spaces between active nanostructures using unitary isolation pillar |
Country Status (2)
Country | Link |
---|---|
US (1) | US10566248B1 (en) |
TW (1) | TWI710013B (en) |
Cited By (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11049949B2 (en) * | 2018-09-28 | 2021-06-29 | Sien (qingdao) Integrated Circuits Co., Ltd. | Gate-all-around gradient-doped nano-sheet complementary inverter and method of making the same |
US20210273075A1 (en) * | 2020-02-27 | 2021-09-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Gate Isolation Feature and Manufacturing Method Thereof |
KR20210122638A (en) * | 2020-03-30 | 2021-10-12 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | P-metal gate first gate replacement process for multigate devices |
US11152464B1 (en) * | 2020-03-27 | 2021-10-19 | International Business Machines Corporation | Self-aligned isolation for nanosheet transistor |
US11177181B2 (en) * | 2020-01-15 | 2021-11-16 | International Business Machines Corporation | Scalable device for FINFET technology |
US11195746B2 (en) * | 2020-01-13 | 2021-12-07 | International Business Machines Corporation | Nanosheet transistor with self-aligned dielectric pillar |
CN113809175A (en) * | 2020-06-12 | 2021-12-17 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and method for forming semiconductor structure |
US20220093598A1 (en) * | 2020-09-24 | 2022-03-24 | Intel Corporation | Fabrication of gate-all-around integrated circuit structures having additive metal gates |
US11302793B2 (en) | 2020-06-15 | 2022-04-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Transistor gates and method of forming |
EP3985717A3 (en) * | 2020-09-23 | 2022-04-27 | Intel Corporation | Forksheet transistors with dielectric or conductive spine |
US20220140097A1 (en) * | 2020-10-30 | 2022-05-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor Structures and Methods Thereof |
US20220173097A1 (en) * | 2020-12-02 | 2022-06-02 | Samsung Electronics Co., Ltd. | Integrated circuit device |
US11367662B2 (en) * | 2019-07-24 | 2022-06-21 | IM EC vzw | Semiconductor devices and methods of forming the same |
US20220199772A1 (en) * | 2020-12-21 | 2022-06-23 | International Business Machines Corporation | Nanosheet semiconductor devices with n/p boundary structure |
US11387319B2 (en) * | 2019-09-11 | 2022-07-12 | International Business Machines Corporation | Nanosheet transistor device with bottom isolation |
US20220238700A1 (en) * | 2021-01-26 | 2022-07-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for Forming Semiconductor Device |
US20220320089A1 (en) * | 2021-03-31 | 2022-10-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Multiple patterning gate scheme for nanosheet rule scaling |
US20220384250A1 (en) * | 2021-02-26 | 2022-12-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Replacement material for backside gate cut feature |
EP4105991A1 (en) * | 2021-06-14 | 2022-12-21 | INTEL Corporation | Integrated circuit structures having metal gates with reduced aspect ratio cuts |
EP4109513A1 (en) * | 2021-06-21 | 2022-12-28 | INTEL Corporation | Integrated circuit structures having plugged metal gates |
US20230034854A1 (en) * | 2021-07-29 | 2023-02-02 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure and method for forming the same |
US20230038116A1 (en) * | 2021-08-09 | 2023-02-09 | International Business Machines Corporation | Dual dielectric pillar fork sheet device |
EP4170707A1 (en) * | 2021-10-25 | 2023-04-26 | Intel Corporation | Forksheet transistor with dielectric overhang structure |
WO2023109407A1 (en) * | 2021-12-17 | 2023-06-22 | International Business Machines Corporation | Hybrid gate cut for stacked transistors |
US11824058B2 (en) * | 2018-09-28 | 2023-11-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming semiconductor device |
US20230411499A1 (en) * | 2020-02-27 | 2023-12-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Gate Isolation Feature and Manufacturing Method Thereof |
US11862700B2 (en) * | 2021-03-19 | 2024-01-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device structure including forksheet transistors and methods of forming the same |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102537527B1 (en) * | 2018-09-10 | 2023-05-26 | 삼성전자 주식회사 | Integrated circuit device |
US10734286B1 (en) * | 2019-02-07 | 2020-08-04 | International Business Machines Corporation | Multiple dielectrics for gate-all-around transistors |
US11387346B2 (en) * | 2020-04-24 | 2022-07-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Gate patterning process for multi-gate devices |
DE102021106093A1 (en) * | 2020-05-22 | 2021-11-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | SEMICONDUCTOR DEVICES WITH DIELECTRIC FINS AND METHOD OF MANUFACTURING THEREOF |
US11735591B2 (en) | 2020-05-22 | 2023-08-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor devices with dielectric fins and method for forming the same |
DE102020131140A1 (en) | 2020-08-10 | 2022-02-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | GATE INSULATION STRUCTURE |
US11527535B2 (en) | 2021-01-21 | 2022-12-13 | International Business Machines Corporation | Variable sheet forkFET device |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6100026A (en) | 1995-04-25 | 2000-08-08 | Irori | Matrices with memories and uses thereof |
US6319668B1 (en) | 1995-04-25 | 2001-11-20 | Discovery Partners International | Method for tagging and screening molecules |
US6284459B1 (en) | 1995-04-25 | 2001-09-04 | Discovery Partners International | Solid support matrices with memories and combinatorial libraries therefrom |
US6017496A (en) | 1995-06-07 | 2000-01-25 | Irori | Matrices with memories and uses thereof |
WO2014122472A1 (en) | 2013-02-07 | 2014-08-14 | John Wood | A bipolar junction transistor structure |
KR102241166B1 (en) | 2013-12-19 | 2021-04-16 | 인텔 코포레이션 | Self-aligned gate edge and local interconnect and method to fabricate same |
US9437501B1 (en) * | 2015-09-22 | 2016-09-06 | International Business Machines Corporation | Stacked nanowire device width adjustment by gas cluster ion beam (GCIB) |
US9871099B2 (en) * | 2015-11-09 | 2018-01-16 | International Business Machines Corporation | Nanosheet isolation for bulk CMOS non-planar devices |
US9653289B1 (en) | 2016-09-19 | 2017-05-16 | International Business Machines Corporation | Fabrication of nano-sheet transistors with different threshold voltages |
US10074727B2 (en) * | 2016-09-29 | 2018-09-11 | International Business Machines Corporation | Low resistivity wrap-around contacts |
US10103065B1 (en) * | 2017-04-25 | 2018-10-16 | International Business Machines Corporation | Gate metal patterning for tight pitch applications |
US10410933B2 (en) * | 2017-05-23 | 2019-09-10 | Globalfoundries Inc. | Replacement metal gate patterning for nanosheet devices |
US10199278B2 (en) * | 2017-05-30 | 2019-02-05 | International Business Machines Corporation | Vertical field effect transistor (FET) with controllable gate length |
-
2018
- 2018-07-27 US US16/047,044 patent/US10566248B1/en active Active
-
2019
- 2019-06-25 TW TW108122168A patent/TWI710013B/en active
Cited By (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11049949B2 (en) * | 2018-09-28 | 2021-06-29 | Sien (qingdao) Integrated Circuits Co., Ltd. | Gate-all-around gradient-doped nano-sheet complementary inverter and method of making the same |
US11824058B2 (en) * | 2018-09-28 | 2023-11-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming semiconductor device |
US11367662B2 (en) * | 2019-07-24 | 2022-06-21 | IM EC vzw | Semiconductor devices and methods of forming the same |
US11387319B2 (en) * | 2019-09-11 | 2022-07-12 | International Business Machines Corporation | Nanosheet transistor device with bottom isolation |
US11195746B2 (en) * | 2020-01-13 | 2021-12-07 | International Business Machines Corporation | Nanosheet transistor with self-aligned dielectric pillar |
US11177181B2 (en) * | 2020-01-15 | 2021-11-16 | International Business Machines Corporation | Scalable device for FINFET technology |
US11631617B2 (en) | 2020-01-15 | 2023-04-18 | International Business Machines Corporation | Scalable device for FINFET technology |
US20230411499A1 (en) * | 2020-02-27 | 2023-12-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Gate Isolation Feature and Manufacturing Method Thereof |
US20210273075A1 (en) * | 2020-02-27 | 2021-09-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Gate Isolation Feature and Manufacturing Method Thereof |
US11799019B2 (en) * | 2020-02-27 | 2023-10-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Gate isolation feature and manufacturing method thereof |
US11152464B1 (en) * | 2020-03-27 | 2021-10-19 | International Business Machines Corporation | Self-aligned isolation for nanosheet transistor |
KR102496147B1 (en) * | 2020-03-30 | 2023-02-06 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | P-metal gate first gate replacement process for multigate devices |
KR20210122638A (en) * | 2020-03-30 | 2021-10-12 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | P-metal gate first gate replacement process for multigate devices |
US11594614B2 (en) * | 2020-03-30 | 2023-02-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | P-metal gate first gate replacement process for multigate devices |
CN113809175A (en) * | 2020-06-12 | 2021-12-17 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and method for forming semiconductor structure |
US11916124B2 (en) | 2020-06-15 | 2024-02-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Transistor gates and methods of forming |
US11302793B2 (en) | 2020-06-15 | 2022-04-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Transistor gates and method of forming |
EP3985717A3 (en) * | 2020-09-23 | 2022-04-27 | Intel Corporation | Forksheet transistors with dielectric or conductive spine |
US20220093598A1 (en) * | 2020-09-24 | 2022-03-24 | Intel Corporation | Fabrication of gate-all-around integrated circuit structures having additive metal gates |
US11728401B2 (en) * | 2020-10-30 | 2023-08-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor structures and methods thereof |
US20220140097A1 (en) * | 2020-10-30 | 2022-05-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor Structures and Methods Thereof |
TWI818292B (en) * | 2020-10-30 | 2023-10-11 | 台灣積體電路製造股份有限公司 | Semiconductor device and method forming the same |
US11710739B2 (en) * | 2020-12-02 | 2023-07-25 | Samsung Electronics Co., Ltd. | Integrated circuit device |
US20220173097A1 (en) * | 2020-12-02 | 2022-06-02 | Samsung Electronics Co., Ltd. | Integrated circuit device |
US11502169B2 (en) * | 2020-12-21 | 2022-11-15 | International Business Machines Corporation | Nanosheet semiconductor devices with n/p boundary structure |
US20220199772A1 (en) * | 2020-12-21 | 2022-06-23 | International Business Machines Corporation | Nanosheet semiconductor devices with n/p boundary structure |
US11735647B2 (en) * | 2021-01-26 | 2023-08-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for forming semiconductor device |
US20220238700A1 (en) * | 2021-01-26 | 2022-07-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for Forming Semiconductor Device |
KR102636791B1 (en) * | 2021-01-26 | 2024-02-14 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | Method for forming semiconductor device |
KR20220107895A (en) * | 2021-01-26 | 2022-08-02 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | Method for forming semiconductor device |
US20220384250A1 (en) * | 2021-02-26 | 2022-12-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Replacement material for backside gate cut feature |
US11894260B2 (en) * | 2021-02-26 | 2024-02-06 | Taiwan Semiconductor Manufacturing Company, Ltd | Replacement material for backside gate cut feature |
US11862700B2 (en) * | 2021-03-19 | 2024-01-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device structure including forksheet transistors and methods of forming the same |
US20220320089A1 (en) * | 2021-03-31 | 2022-10-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Multiple patterning gate scheme for nanosheet rule scaling |
EP4105991A1 (en) * | 2021-06-14 | 2022-12-21 | INTEL Corporation | Integrated circuit structures having metal gates with reduced aspect ratio cuts |
EP4109513A1 (en) * | 2021-06-21 | 2022-12-28 | INTEL Corporation | Integrated circuit structures having plugged metal gates |
US20230034854A1 (en) * | 2021-07-29 | 2023-02-02 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure and method for forming the same |
US20230038116A1 (en) * | 2021-08-09 | 2023-02-09 | International Business Machines Corporation | Dual dielectric pillar fork sheet device |
EP4170707A1 (en) * | 2021-10-25 | 2023-04-26 | Intel Corporation | Forksheet transistor with dielectric overhang structure |
WO2023109407A1 (en) * | 2021-12-17 | 2023-06-22 | International Business Machines Corporation | Hybrid gate cut for stacked transistors |
Also Published As
Publication number | Publication date |
---|---|
TWI710013B (en) | 2020-11-11 |
TW202008436A (en) | 2020-02-16 |
US10566248B1 (en) | 2020-02-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10566248B1 (en) | Work function metal patterning for N-P spaces between active nanostructures using unitary isolation pillar | |
US10510620B1 (en) | Work function metal patterning for N-P space between active nanostructures | |
US10950610B2 (en) | Asymmetric gate cut isolation for SRAM | |
US10957778B2 (en) | Formation of air gap spacers for reducing parasitic capacitance | |
CN109427774B (en) | Semiconductor device and method for manufacturing the same | |
CN107017252B (en) | Integrated circuit structure with solid phase diffusion and method | |
US9905663B2 (en) | Fabrication of a vertical fin field effect transistor with a reduced contact resistance | |
US11610965B2 (en) | Gate cut isolation including air gap, integrated circuit including same and related method | |
US11482456B2 (en) | Forming two portion spacer after metal gate and contact formation, and related IC structure | |
US10032887B2 (en) | Method of forming a contact | |
US20200273756A1 (en) | Vertical transistor having reduced edge fin variation | |
US10825811B2 (en) | Gate cut first isolation formation with contact forming process mask protection | |
US10177039B2 (en) | Shallow trench isolation structures and contact patterning | |
US10707206B2 (en) | Gate cut isolation formed as layer against sidewall of dummy gate mandrel | |
US10910276B1 (en) | STI structure with liner along lower portion of longitudinal sides of active region, and related FET and method | |
US20230361114A1 (en) | Semiconductor structure and methods of forming the same | |
US20240112957A1 (en) | Barrier layer for weakened boundary effect | |
US10943814B1 (en) | Etch stop member in buried insulator of SOI substrate to reduce contact edge punch through | |
JP2023552930A (en) | Nanosheet semiconductor device with N/P boundary structure | |
TW202336932A (en) | Self-aligned backside contact integration for transistors | |
TW202234726A (en) | Semiconductor devices and methods for manufacturing capacitor in nanosheet | |
KR20210086460A (en) | Structure and method for transistors having backside power rails |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHANEMOUGAME, DANIEL;XIE, RUILONG;PARK, CHANRO;AND OTHERS;SIGNING DATES FROM 20180726 TO 20180727;REEL/FRAME:046494/0959 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |