US20190393413A1 - CMOS Compatible Non-Filamentary Resistive Memory Stack - Google Patents
CMOS Compatible Non-Filamentary Resistive Memory Stack Download PDFInfo
- Publication number
- US20190393413A1 US20190393413A1 US16/018,715 US201816018715A US2019393413A1 US 20190393413 A1 US20190393413 A1 US 20190393413A1 US 201816018715 A US201816018715 A US 201816018715A US 2019393413 A1 US2019393413 A1 US 2019393413A1
- Authority
- US
- United States
- Prior art keywords
- layer
- cap layer
- top electrode
- rram
- base oxide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims abstract description 33
- 238000000151 deposition Methods 0.000 claims abstract description 20
- 229910021417 amorphous silicon Inorganic materials 0.000 claims abstract description 14
- 238000011065 in-situ storage Methods 0.000 claims abstract description 11
- 229910000449 hafnium oxide Inorganic materials 0.000 claims abstract description 6
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 claims abstract description 4
- 229910052751 metal Inorganic materials 0.000 claims description 26
- 239000002184 metal Substances 0.000 claims description 26
- 239000000463 material Substances 0.000 claims description 22
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 13
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 claims description 13
- 238000000231 atomic layer deposition Methods 0.000 claims description 8
- 229910044991 metal oxide Inorganic materials 0.000 claims description 8
- 150000004706 metal oxides Chemical class 0.000 claims description 8
- 238000005240 physical vapour deposition Methods 0.000 claims description 8
- 239000010949 copper Substances 0.000 claims description 7
- 229910052721 tungsten Inorganic materials 0.000 claims description 7
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 6
- 239000010937 tungsten Substances 0.000 claims description 6
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 5
- 229910052802 copper Inorganic materials 0.000 claims description 5
- 229910052782 aluminium Inorganic materials 0.000 claims description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 2
- 238000000277 atomic layer chemical vapour deposition Methods 0.000 claims 1
- 238000000059 patterning Methods 0.000 claims 1
- 230000015572 biosynthetic process Effects 0.000 abstract description 4
- 210000004027 cell Anatomy 0.000 description 31
- 230000008021 deposition Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 7
- 239000012212 insulator Substances 0.000 description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 230000008569 process Effects 0.000 description 5
- 230000000295 complement effect Effects 0.000 description 4
- 210000002569 neuron Anatomy 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 4
- 210000000225 synapse Anatomy 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 230000006399 behavior Effects 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(iv) oxide Chemical compound O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 230000007480 spreading Effects 0.000 description 2
- 238000003892 spreading Methods 0.000 description 2
- 238000013528 artificial neural network Methods 0.000 description 1
- 239000007795 chemical reaction product Substances 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000005430 electron energy loss spectroscopy Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
- H10N70/8833—Binary metal oxides, e.g. TaOx
-
- H01L45/146—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
-
- H01L27/2463—
-
- H01L45/08—
-
- H01L45/1233—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/021—Formation of switching materials, e.g. deposition of layers
- H10N70/023—Formation of switching materials, e.g. deposition of layers by chemical vapor deposition, e.g. MOCVD, ALD
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/021—Formation of switching materials, e.g. deposition of layers
- H10N70/026—Formation of switching materials, e.g. deposition of layers by physical vapor deposition, e.g. sputtering
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/061—Shaping switching materials
- H10N70/063—Shaping switching materials by etching of pre-deposited switching material layers, e.g. lithography
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/24—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
-
- H01L45/1675—
Definitions
- the present invention relates to resistive random access memory (RRAM), and more particularly, to a complementary metal oxide semiconductor (CMOS) compatible non-filamentary RRAM devices and techniques for formation thereof.
- RRAM resistive random access memory
- CMOS complementary metal oxide semiconductor
- Resistive random access memory is considered a promising technology for electronic synapse devices or memristors for neuromorphic computing as well as high-density and high-speed non-volatile memory applications.
- a resistive memory device can be used as a connection (synapse) between a pre-neuron and post-neuron, representing the connection weight in the form of device resistance.
- Multiple pre-neurons and post-neurons can be connected through a crossbar array of RRAMs, which naturally expresses a fully-connected neural network.
- each cross point in the array must have a high resistivity (or low leakage current). Otherwise, voltage drop across the metal lines becomes significant.
- CBRAM Conductive Bridging RAM
- Oxide-based RRAM Oxide-based RRAM
- filamentary RRAMs have high device variability.
- Non-filamentary RRAM e.g. PCMO
- CMOS complementary metal oxide semiconductor
- CMOS complementary metal oxide semiconductor
- a method of forming a non-filamentary RRAM device includes: depositing a base oxide layer (e.g., hafnium oxide) on a bottom electrode; depositing a cap layer (e.g., amorphous silicon) on the base oxide layer; and depositing a top electrode on the cap layer, wherein the cap layer and the top electrode are deposited in-situ without any air exposure in between such that there is an absence of oxide at an interface between the cap layer and the top electrode.
- a low resistivity layer can optionally be deposited on the top electrode.
- an RRAM device in another aspect of the invention, includes: a bottom electrode; a base oxide layer disposed on the bottom electrode; a cap layer disposed on the base oxide layer; and a top electrode disposed on the cap layer, wherein the cap layer is un-oxidized such that there is an absence of oxide at an interface between the cap layer and the top electrode.
- a low resistivity layer can optionally be disposed on the top electrode.
- a computing device in yet another aspect of the invention, includes: a plurality of first metal lines oriented orthogonal to a plurality of second metal lines; and RRAM cells between the first metal lines and the second metal lines, at intersections of the first metal lines and the second metal lines.
- Each of the RRAM cells includes: a bottom electrode; a base oxide layer disposed on the bottom electrode; a cap layer disposed on the base oxide layer; and a top electrode disposed on the cap layer, wherein the cap layer is un-oxidized such that there is an absence of oxide at an interface between the cap layer and the top electrode.
- FIG. 1 is a cross-sectional diagram illustrating an exemplary resistive random access memory (RRAM) device according to an embodiment of the present invention
- FIG. 2 is an image of the exemplary RRAM device fabricated in accordance with the present techniques according to an embodiment of the present invention
- FIG. 3 is a plot illustrating an elemental profile of the exemplary RRAM device of FIG. 2 showing that the amorphous silicon (Si) cap layer is not oxidized according to an embodiment of the present invention
- FIG. 4 is a plot illustrating the switching characteristics of the present RRAM devices according to an embodiment of the present invention.
- FIG. 5 is a cross-sectional diagram illustrating a base oxide layer having been deposited on a bottom electrode according to an embodiment of the present invention
- FIG. 6 is a cross-sectional diagram illustrating a cap layer having been deposited onto the base oxide layer, and a top electrode having been deposited onto the cap layer according to an embodiment of the present invention
- FIG. 7 is a cross-sectional diagram illustrating an optional low resistivity layer having been deposited onto the top electrode according to an embodiment of the present invention.
- FIG. 8 is a cross-sectional diagram illustrating a patterned hardmask having been formed on the low resistivity layer (if present) otherwise directly on the top electrode according to an embodiment of the present invention
- FIG. 9 is a cross-sectional diagram illustrating an etch using the patterned hardmask having been used to pattern the layers into one or more individual RRAM cells according to an embodiment of the present invention.
- FIG. 10 is a cross-sectional diagram illustrating an exemplary computing device having a crossbar array of the present RRAM cells according to an embodiment of the present invention.
- non-filamentary resistive random access memory (RRAM) devices include only complementary metal oxide semiconductor (CMOS)-compatible materials and processes.
- CMOS complementary metal oxide semiconductor
- the present RRAM devices form cells in crossbar array, wherein each cell is a synapse between a pre-neuron and post-neuron for neuromorphic computing.
- FIG. 1 An exemplary RRAM device 100 in accordance with the present techniques is shown in FIG. 1 .
- the present RRAM devices are formed from a metal-insulator-metal resistive stack. Data is stored in the device in the form of device resistance as either a low or a high resistive state. For instance, applying a voltage bias sets the device to a low resistance state. Applying a voltage bias with the opposite polarity resets the device back to a high resistance state.
- the same voltage is applied to all of the cells in a crossbar array.
- an important design consideration of the present RRAM devices is to suppress voltage drop across metal lines. To do so, device resistance needs to be increased. High resistance cannot be easily achieved with filamentary RRAM devices.
- Non-filamentary RRAM can achieve high resistance.
- most state of the art non-filamentary designs require exotic elements such as perovskites which are largely not compatible with standard CMOS processing conditions such as elevated temperatures. Thus, the non-filamentary RRAM designs to date do not provide a practical solution for widespread production and use.
- the present RRAM device designs achieve megaohm (M ⁇ )-level resistance using only CMOS-compatible materials and fabrication processes.
- RRAM device 100 includes a bottom electrode 102 , an insulator 104 , a top electrode 106 , and an optional low resistivity layer 108 .
- Suitable materials for the bottom electrode 102 include, but are not limited to, titanium nitride (TiN), tantalum nitride (TaN) and/or tungsten (W).
- the bottom electrode 102 has a thickness of from about 100 angstroms ( ⁇ ) to about 500 ⁇ and ranges therebetween.
- the insulator 104 includes two layers, a base oxide layer 110 and a cap layer 112 that ‘caps’ the base oxide layer 110 .
- the term ‘base’ indicates that layer 110 is the main switching media whereas layer 112 serves a secondary role to assist the switching.
- the cap layer 112 is un-oxidized based on the in-situ deposition of the cap layer 112 and the top electrode 106 without any air exposure in between.
- the un-oxidized cap layer 112 is detectable in the end-product device based on the absence of any oxide at the interface between the cap layer 112 and the top electrode 106 .
- Suitable materials for the cap layer 112 include, but are not limited to, amorphous silicon (Si). As provided above, the cap layer 112 is un-oxidized. Oxidation of amorphous Si converts it to SiO 2 , which undesirably has a significantly wider bandgap, and disturbs the non-filamentary switching that is the focus of the present techniques.
- Suitable materials for the base oxide layer 110 include, but are not limited to, metal oxides such as hafnium oxide (HfO 2 ). According to an exemplary embodiment, the base oxide layer 110 has a thickness of from about 10 ⁇ to about 50 ⁇ and ranges therebetween. According to an exemplary embodiment, the cap layer 112 has a thickness of from about 5 ⁇ to about 20 ⁇ and ranges therebetween.
- Suitable materials for the top electrode 106 include, but are not limited to, TiN and/or TaN. According to an exemplary embodiment, the top electrode 106 has a thickness of from about 100 ⁇ to about 500 ⁇ and ranges therebetween. As provided above, the cap layer 112 and the top electrode 106 are deposited in-situ without any air exposure in between, resulting in the cap layer 112 being un-oxidized, i.e., there is no oxide detectable at the interface between the cap layer 112 and the top electrode 106 .
- Suitable materials for the low resistivity layer 108 include, but are not limited to, TaN, W, aluminum (Al) and/or copper (Cu).
- the low resistivity layer 108 has a thickness of from about 100 ⁇ to about 500 ⁇ and ranges therebetween.
- use of a low resistivity layer 108 is optional. For instance, for large RRAM cell area, use of a low resistivity layer 108 is preferable to sufficiently reduce spreading resistance.
- the top electrode e.g. TiN
- the RRAM cell area is small. Thus, the need depends on the target RRAM cell area.
- FIG. 2 is an image 200 of an exemplary RRAM device 100 fabricated in accordance with the present techniques.
- RRAM device 100 includes a bottom electrode of physical vapor deposition (PVD) TiN, a base oxide layer of HfO 2 , a cap layer of amorphous Si, and a top electrode of atomic layer deposition (ALD) TiN.
- PVD physical vapor deposition
- ALD atomic layer deposition
- No low resistivity layer is present in this example.
- the heavy mass elements e.g., HfO 2
- the lighter mass elements e.g., amorphous Si and TiN
- there is no (lighter-appearance) oxide visible between the cap layer and the top electrode which is an important feature of the present design. As provided above, this is due to the cap layer and the top electrode being deposited in-situ without any air exposure in between.
- FIG. 3 is a plot 300 illustrating an elemental profile of the exemplary RRAM device 100 of FIG. 2 which clearly shows that the amorphous Si cap layer is not oxidized. Namely, as shown in FIG. 3 , amorphous Si (cap layer) is not present in an oxidized form, i.e., silicon dioxide (SiO 2 ).
- intensities of electron energy loss spectroscopy (EELS) signals for Hf, Si, O are plotted as a function of depth from the sample surface.
- EELS electron energy loss spectroscopy
- FIG. 4 is a plot 400 illustrating the switching characteristics of the present RRAM devices.
- the device current measured in amps (A) is plotted as a function of applied gate bias measured in volts (V).
- Plot 400 confirms that bipolar resistive switching between the low resistivity state and the high resistivity state occurs in the present RRAM devices without forming a current conducting filament. The currents scale with device area, which indicates non-filamentary switching.
- the devices exhibit positive gradual/uniform IV curves which would not be the case with filamentary devices.
- filamentary devices require a step to brake the filament during switching. This results in stochastic behavior in filamentary devices. Such stochastic behavior is not exhibited by the present RRAM devices due to their non-filamentary nature.
- the device resistivity is in the MS 2 range for 50 ⁇ 50 ⁇ m 2 device.
- the device resistivity becomes even higher as the area of the RRAM cell is scaled.
- the process begins with the deposition of the base oxide layer 110 on the bottom electrode 102 .
- suitable materials for the bottom electrode 102 include, but are not limited to, TiN, TaN and/or tungsten W.
- the bottom electrode 102 has a thickness of from about 100 ⁇ to about 500 ⁇ and ranges therebetween.
- suitable materials for the base oxide layer 110 include, but are not limited to, metal oxides such as hafnium oxide (HfO 2 ).
- the base oxide layer 110 has a thickness of from about 10 ⁇ to about 50 ⁇ and ranges therebetween.
- Any suitable deposition process including, but not limited to, atomic layer deposition (ALD), chemical vapor deposition (CVD), and physical vapor deposition (PVD) may be employed to deposit the base oxide layer 110 on the bottom electrode 102 .
- the cap layer 112 is deposited onto the base oxide layer 110 . See FIG. 6 .
- the base oxide layer 110 and the cap layer 112 together form the insulator 104 on the back electrode 102 .
- suitable materials for the cap layer 112 include, but are not limited to, amorphous silicon (Si).
- the cap layer 112 has a thickness of from about 5 ⁇ to about 20 ⁇ and ranges therebetween.
- the top electrode 106 is then deposited onto the cap layer 112 .
- suitable materials for the top electrode 106 include, but are not limited to, TiN and/or TaN.
- the top electrode 106 has a thickness of from about 100 ⁇ to about 500 ⁇ and ranges therebetween.
- the cap layer 112 and the top electrode 106 are deposited in-situ without any air exposure in between. This is done to ensure that the cap layer 112 is un-oxidized, i.e., there is no oxide formed at the interface of the cap layer 112 and the top electrode 106 .
- This in-situ deposition of the cap layer 112 and the top electrode 106 can be carried out in a number of different ways.
- the base oxide layer 110 disposed on the bottom electrode 102 are placed in a vacuum chamber 602 .
- Plasma enhanced ALD or CVD in the vapor chamber 602 is then used to deposit, e.g., amorphous Si, to form the cap layer 112 on the base oxide layer 110 .
- the base oxide layer 110 and the cap layer 112 together form the insulator 104 .
- ALD is then used to deposit, e.g., TiN and/or TaN, in the same vapor chamber 602 to form the top electrode 106 on the cap layer 112 . As such, there will be no air exposure between forming the cap layer 112 and the top electrode 106 .
- the cap layer 112 will be prevented from oxidation. Further, once covered by the top electrode 106 , the cap layer 112 will remain un-oxidized after removal from the chamber 602 . Namely, as provided above, the low resistivity layer 108 can optionally be formed on the top electrode 106 . However, the deposition of the low resistivity layer 108 does not need to occur in-situ along with deposition of the cap layer 112 and top electrode 106 .
- the base oxide layer 110 disposed on the bottom electrode 102 again are placed in the vacuum chamber 602 .
- PVD is then used to deposit, e.g., amorphous Si, to form the cap layer 112 on the base oxide layer 110 (which together form the insulator 104 ).
- PVD is used to deposit, e.g., TiN and/or TaN, in the same vapor chamber 602 to form the top electrode 106 on the cap layer 112 .
- the cap layer 112 will be prevented from oxidation.
- the cap layer 112 will remain un-oxidized after removal from the chamber 602 , for example, to deposit the optional low resistivity layer 108 on the top electrode 106 which does not have to be performed in-situ.
- the low resistivity layer 108 is optionally deposited onto the top electrode 106 .
- suitable materials for the low resistivity layer 108 include, but are not limited to, TaN, W, Al and/or copper Cu.
- the low resistivity layer 108 has a thickness of from about 100 ⁇ to about 500 ⁇ and ranges therebetween.
- Benefits to employing the low resistivity layer 108 include realizing large RRAM cell areas depending on the target application. Namely, as described above, for large RRAM cell area, use of a low resistivity layer is preferable to sufficiently reduce spreading resistance.
- the top electrode e.g., TiN
- the top electrode may be sufficient if the RRAM cell area is small. Thus, the need depends on the target RRAM cell area. Further, as highlighted above, deposition of the low resistivity layer 108 does not need to occur in-situ along with deposition of the cap layer 112 and top electrode 106 .
- the stack of layers i.e., bottom electrode 102 /insulator 104 /top electrode 106 /low resistivity layer 108 , is then patterned into one or more individual RRAM cell stacks (or simply cells). To do so, a patterned hardmask 802 is first formed on the stack, i.e., on the low resistivity layer 108 (if present) otherwise directly on the top electrode 106 . See FIG. 8 . Patterned hardmask 802 marks the footprint and location of the RRAM cell(s).
- the patterned hardmask 802 can be formed by first depositing a suitable hardmask materials onto the stack of layers, and then using standard lithography and etching techniques to pattern the hardmask material into one or more individual hardmasks 802 .
- Suitable hardmask materials include, but are not limited to, nitride hardmask materials such as silicon nitride (SiN).
- An etch using the patterned hardmask 802 is then used to pattern the stack of layers, i.e., bottom electrode 102 /insulator 104 /top electrode 106 /low resistivity layer 108 , into one or more individual RRAM cells 902 . See FIG. 9 .
- a directional (anisotropic) etching process such as reactive ion etching (RIE) may be employed for the RRAM cell etch.
- RIE reactive ion etching
- the patterned hardmask 802 can be removed, e.g., using a nitride-selective etching process. Removal of the patterned hardmask 802 enables contact to be made to the top metal layer(s) of the device, i.e., the low resistivity layer 108 (if present) and/or the top electrode 106 .
- the present RRAM cells 902 are arranged in a crossbar array, wherein each cell 902 is a synapse between a pre-neuron and post-neuron for neuromorphic computing. See, for example, FIG. 10 which illustrates a computing device 1000 having a crossbar array of RRAM cells 902 .
- computing device 1000 includes a plurality of (first) metal lines 1002 oriented orthogonal to a plurality of (second) metal lines 1004 .
- the RRAM cells 902 are present between the metal lines 1002 and 1004 , at the intersections of the metal lines 1002 and 1004 , with the metal lines 1002 being present below the RRAM cells 902 and the metal lines 1004 being present above the RRAM cells 902 .
- Selection of a given one of the RRAM cells 902 can be accomplished by selecting a given one of the metal lines 1002 and a given one of the metal lines 1004 which the given RRAM cell intersects.
- a bias voltage is applied to the corresponding metal lines 1002 and 1004 .
- a voltage bias with the opposite polarity is applied to the corresponding metal lines 1002 and 1004 .
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
- The present invention relates to resistive random access memory (RRAM), and more particularly, to a complementary metal oxide semiconductor (CMOS) compatible non-filamentary RRAM devices and techniques for formation thereof.
- Resistive random access memory (RRAM) is considered a promising technology for electronic synapse devices or memristors for neuromorphic computing as well as high-density and high-speed non-volatile memory applications. For instance, in neuromorphic computing applications, a resistive memory device can be used as a connection (synapse) between a pre-neuron and post-neuron, representing the connection weight in the form of device resistance. Multiple pre-neurons and post-neurons can be connected through a crossbar array of RRAMs, which naturally expresses a fully-connected neural network.
- In order to make a large-scale crossbar array, each cross point in the array must have a high resistivity (or low leakage current). Otherwise, voltage drop across the metal lines becomes significant.
- However, it is typically very difficult to maintain high device resistivity after filament formation for Conductive Bridging RAM (CBRAM) or Oxide-based RRAM. In addition, filamentary RRAMs have high device variability.
- Non-filamentary RRAM (e.g. PCMO) can mitigate these drawbacks. However, current state of the art non-filamentary RRAM employ exotic materials which are not complementary metal oxide semiconductor (CMOS) compatible.
- Therefore, non-filamentary RRAM devices that are CMOS-compatible would be desirable.
- The present invention provides complementary metal oxide semiconductor (CMOS) compatible non-filamentary resistive memory stack and techniques for formation thereof. In one aspect of the invention, a method of forming a non-filamentary RRAM device is provided. The method includes: depositing a base oxide layer (e.g., hafnium oxide) on a bottom electrode; depositing a cap layer (e.g., amorphous silicon) on the base oxide layer; and depositing a top electrode on the cap layer, wherein the cap layer and the top electrode are deposited in-situ without any air exposure in between such that there is an absence of oxide at an interface between the cap layer and the top electrode. A low resistivity layer can optionally be deposited on the top electrode.
- In another aspect of the invention, an RRAM device is provided. The RRAM device includes: a bottom electrode; a base oxide layer disposed on the bottom electrode; a cap layer disposed on the base oxide layer; and a top electrode disposed on the cap layer, wherein the cap layer is un-oxidized such that there is an absence of oxide at an interface between the cap layer and the top electrode. A low resistivity layer can optionally be disposed on the top electrode.
- In yet another aspect of the invention, a computing device is provided. The computing device includes: a plurality of first metal lines oriented orthogonal to a plurality of second metal lines; and RRAM cells between the first metal lines and the second metal lines, at intersections of the first metal lines and the second metal lines. Each of the RRAM cells includes: a bottom electrode; a base oxide layer disposed on the bottom electrode; a cap layer disposed on the base oxide layer; and a top electrode disposed on the cap layer, wherein the cap layer is un-oxidized such that there is an absence of oxide at an interface between the cap layer and the top electrode.
- A more complete understanding of the present invention, as well as further features and advantages of the present invention, will be obtained by reference to the following detailed description and drawings.
-
FIG. 1 is a cross-sectional diagram illustrating an exemplary resistive random access memory (RRAM) device according to an embodiment of the present invention; -
FIG. 2 is an image of the exemplary RRAM device fabricated in accordance with the present techniques according to an embodiment of the present invention; -
FIG. 3 is a plot illustrating an elemental profile of the exemplary RRAM device ofFIG. 2 showing that the amorphous silicon (Si) cap layer is not oxidized according to an embodiment of the present invention; -
FIG. 4 is a plot illustrating the switching characteristics of the present RRAM devices according to an embodiment of the present invention; -
FIG. 5 is a cross-sectional diagram illustrating a base oxide layer having been deposited on a bottom electrode according to an embodiment of the present invention; -
FIG. 6 is a cross-sectional diagram illustrating a cap layer having been deposited onto the base oxide layer, and a top electrode having been deposited onto the cap layer according to an embodiment of the present invention; -
FIG. 7 is a cross-sectional diagram illustrating an optional low resistivity layer having been deposited onto the top electrode according to an embodiment of the present invention; -
FIG. 8 is a cross-sectional diagram illustrating a patterned hardmask having been formed on the low resistivity layer (if present) otherwise directly on the top electrode according to an embodiment of the present invention; -
FIG. 9 is a cross-sectional diagram illustrating an etch using the patterned hardmask having been used to pattern the layers into one or more individual RRAM cells according to an embodiment of the present invention; and -
FIG. 10 is a cross-sectional diagram illustrating an exemplary computing device having a crossbar array of the present RRAM cells according to an embodiment of the present invention. - Provided herein are non-filamentary resistive random access memory (RRAM) devices. Advantageously, these RRAM devices include only complementary metal oxide semiconductor (CMOS)-compatible materials and processes. In an exemplary embodiment described in detail below, the present RRAM devices form cells in crossbar array, wherein each cell is a synapse between a pre-neuron and post-neuron for neuromorphic computing.
- An
exemplary RRAM device 100 in accordance with the present techniques is shown inFIG. 1 . Generally, the present RRAM devices are formed from a metal-insulator-metal resistive stack. Data is stored in the device in the form of device resistance as either a low or a high resistive state. For instance, applying a voltage bias sets the device to a low resistance state. Applying a voltage bias with the opposite polarity resets the device back to a high resistance state. - For applications such as neuromorphic computing, the same voltage is applied to all of the cells in a crossbar array. Thus, an important design consideration of the present RRAM devices is to suppress voltage drop across metal lines. To do so, device resistance needs to be increased. High resistance cannot be easily achieved with filamentary RRAM devices. Non-filamentary RRAM, on the other hand, can achieve high resistance. However, most state of the art non-filamentary designs require exotic elements such as perovskites which are largely not compatible with standard CMOS processing conditions such as elevated temperatures. Thus, the non-filamentary RRAM designs to date do not provide a practical solution for widespread production and use. Advantageously, the present RRAM device designs achieve megaohm (MΩ)-level resistance using only CMOS-compatible materials and fabrication processes.
- As shown in
FIG. 1 ,RRAM device 100 includes abottom electrode 102, aninsulator 104, atop electrode 106, and an optionallow resistivity layer 108. Suitable materials for thebottom electrode 102 include, but are not limited to, titanium nitride (TiN), tantalum nitride (TaN) and/or tungsten (W). According to an exemplary embodiment, thebottom electrode 102 has a thickness of from about 100 angstroms (Å) to about 500 Å and ranges therebetween. - The
insulator 104 includes two layers, abase oxide layer 110 and acap layer 112 that ‘caps’ thebase oxide layer 110. The term ‘base’ indicates thatlayer 110 is the main switching media whereaslayer 112 serves a secondary role to assist the switching. Importantly, as will be described in further detail below, thecap layer 112 is un-oxidized based on the in-situ deposition of thecap layer 112 and thetop electrode 106 without any air exposure in between. Theun-oxidized cap layer 112 is detectable in the end-product device based on the absence of any oxide at the interface between thecap layer 112 and thetop electrode 106. - Suitable materials for the
cap layer 112 include, but are not limited to, amorphous silicon (Si). As provided above, thecap layer 112 is un-oxidized. Oxidation of amorphous Si converts it to SiO2, which undesirably has a significantly wider bandgap, and disturbs the non-filamentary switching that is the focus of the present techniques. Suitable materials for thebase oxide layer 110 include, but are not limited to, metal oxides such as hafnium oxide (HfO2). According to an exemplary embodiment, thebase oxide layer 110 has a thickness of from about 10 Å to about 50 Å and ranges therebetween. According to an exemplary embodiment, thecap layer 112 has a thickness of from about 5 Å to about 20 Å and ranges therebetween. - Suitable materials for the
top electrode 106 include, but are not limited to, TiN and/or TaN. According to an exemplary embodiment, thetop electrode 106 has a thickness of from about 100 Å to about 500 Å and ranges therebetween. As provided above, thecap layer 112 and thetop electrode 106 are deposited in-situ without any air exposure in between, resulting in thecap layer 112 being un-oxidized, i.e., there is no oxide detectable at the interface between thecap layer 112 and thetop electrode 106. - Suitable materials for the
low resistivity layer 108 include, but are not limited to, TaN, W, aluminum (Al) and/or copper (Cu). According to an exemplary embodiment, thelow resistivity layer 108 has a thickness of from about 100 Å to about 500 Å and ranges therebetween. As provided above, use of alow resistivity layer 108 is optional. For instance, for large RRAM cell area, use of alow resistivity layer 108 is preferable to sufficiently reduce spreading resistance. On the other hand, the top electrode (e.g. TiN) may be sufficient if the RRAM cell area is small. Thus, the need depends on the target RRAM cell area. -
FIG. 2 is animage 200 of anexemplary RRAM device 100 fabricated in accordance with the present techniques. In this example,RRAM device 100 includes a bottom electrode of physical vapor deposition (PVD) TiN, a base oxide layer of HfO2, a cap layer of amorphous Si, and a top electrode of atomic layer deposition (ALD) TiN. No low resistivity layer is present in this example. The heavy mass elements (e.g., HfO2) appear lighter inimage 200 and the lighter mass elements (e.g., amorphous Si and TiN) appear darker inimage 200. Notably, there is no (lighter-appearance) oxide visible between the cap layer and the top electrode, which is an important feature of the present design. As provided above, this is due to the cap layer and the top electrode being deposited in-situ without any air exposure in between. - To demonstrate this point,
FIG. 3 is aplot 300 illustrating an elemental profile of theexemplary RRAM device 100 ofFIG. 2 which clearly shows that the amorphous Si cap layer is not oxidized. Namely, as shown inFIG. 3 , amorphous Si (cap layer) is not present in an oxidized form, i.e., silicon dioxide (SiO2). Inplot 300, intensities of electron energy loss spectroscopy (EELS) signals for Hf, Si, O are plotted as a function of depth from the sample surface. -
FIG. 4 is aplot 400 illustrating the switching characteristics of the present RRAM devices. Inplot 400, the device current measured in amps (A) is plotted as a function of applied gate bias measured in volts (V).Plot 400 confirms that bipolar resistive switching between the low resistivity state and the high resistivity state occurs in the present RRAM devices without forming a current conducting filament. The currents scale with device area, which indicates non-filamentary switching. - Further, the devices exhibit positive gradual/uniform IV curves which would not be the case with filamentary devices. Specifically, filamentary devices require a step to brake the filament during switching. This results in stochastic behavior in filamentary devices. Such stochastic behavior is not exhibited by the present RRAM devices due to their non-filamentary nature.
- Also, the device resistivity is in the MS2 range for 50×50 μm2 device. The device resistivity becomes even higher as the area of the RRAM cell is scaled.
- An exemplary methodology for forming
RRAM device 100 is now described by way of reference toFIGS. 5-9 . As shown inFIG. 5 , the process begins with the deposition of thebase oxide layer 110 on thebottom electrode 102. As provided above, suitable materials for thebottom electrode 102 include, but are not limited to, TiN, TaN and/or tungsten W. According to an exemplary embodiment, thebottom electrode 102 has a thickness of from about 100 Å to about 500 Å and ranges therebetween. As provided above, suitable materials for thebase oxide layer 110 include, but are not limited to, metal oxides such as hafnium oxide (HfO2). According to an exemplary embodiment, thebase oxide layer 110 has a thickness of from about 10 Å to about 50 Å and ranges therebetween. Any suitable deposition process including, but not limited to, atomic layer deposition (ALD), chemical vapor deposition (CVD), and physical vapor deposition (PVD) may be employed to deposit thebase oxide layer 110 on thebottom electrode 102. - Next, the
cap layer 112 is deposited onto thebase oxide layer 110. SeeFIG. 6 . Thebase oxide layer 110 and thecap layer 112 together form theinsulator 104 on theback electrode 102. As provided above, suitable materials for thecap layer 112 include, but are not limited to, amorphous silicon (Si). According to an exemplary embodiment, thecap layer 112 has a thickness of from about 5 Å to about 20 Å and ranges therebetween. - As shown in
FIG. 6 , thetop electrode 106 is then deposited onto thecap layer 112. As provided above, suitable materials for thetop electrode 106 include, but are not limited to, TiN and/or TaN. According to an exemplary embodiment, thetop electrode 106 has a thickness of from about 100 Å to about 500 Å and ranges therebetween. - Importantly, the
cap layer 112 and thetop electrode 106 are deposited in-situ without any air exposure in between. This is done to ensure that thecap layer 112 is un-oxidized, i.e., there is no oxide formed at the interface of thecap layer 112 and thetop electrode 106. This in-situ deposition of thecap layer 112 and thetop electrode 106 can be carried out in a number of different ways. - For instance, according to an exemplary embodiment, the
base oxide layer 110 disposed on thebottom electrode 102 are placed in avacuum chamber 602. Plasma enhanced ALD or CVD in thevapor chamber 602 is then used to deposit, e.g., amorphous Si, to form thecap layer 112 on thebase oxide layer 110. As provided above, thebase oxide layer 110 and thecap layer 112 together form theinsulator 104. Without breaking vacuum, ALD is then used to deposit, e.g., TiN and/or TaN, in thesame vapor chamber 602 to form thetop electrode 106 on thecap layer 112. As such, there will be no air exposure between forming thecap layer 112 and thetop electrode 106. Thus, thecap layer 112 will be prevented from oxidation. Further, once covered by thetop electrode 106, thecap layer 112 will remain un-oxidized after removal from thechamber 602. Namely, as provided above, thelow resistivity layer 108 can optionally be formed on thetop electrode 106. However, the deposition of thelow resistivity layer 108 does not need to occur in-situ along with deposition of thecap layer 112 andtop electrode 106. - According to another exemplary embodiment, the
base oxide layer 110 disposed on thebottom electrode 102 again are placed in thevacuum chamber 602. PVD is then used to deposit, e.g., amorphous Si, to form thecap layer 112 on the base oxide layer 110 (which together form the insulator 104). Without breaking vacuum, PVD is used to deposit, e.g., TiN and/or TaN, in thesame vapor chamber 602 to form thetop electrode 106 on thecap layer 112. There will be no air exposure between forming thecap layer 112 and thetop electrode 106. Thus, thecap layer 112 will be prevented from oxidation. Once covered by thetop electrode 106, thecap layer 112 will remain un-oxidized after removal from thechamber 602, for example, to deposit the optionallow resistivity layer 108 on thetop electrode 106 which does not have to be performed in-situ. - Next, as shown in
FIG. 7 , thelow resistivity layer 108 is optionally deposited onto thetop electrode 106. As provided above, suitable materials for thelow resistivity layer 108 include, but are not limited to, TaN, W, Al and/or copper Cu. According to an exemplary embodiment, thelow resistivity layer 108 has a thickness of from about 100 Å to about 500 Å and ranges therebetween. Benefits to employing thelow resistivity layer 108 include realizing large RRAM cell areas depending on the target application. Namely, as described above, for large RRAM cell area, use of a low resistivity layer is preferable to sufficiently reduce spreading resistance. On the other hand, the top electrode (e.g., TiN) may be sufficient if the RRAM cell area is small. Thus, the need depends on the target RRAM cell area. Further, as highlighted above, deposition of thelow resistivity layer 108 does not need to occur in-situ along with deposition of thecap layer 112 andtop electrode 106. - The stack of layers, i.e.,
bottom electrode 102/insulator 104/top electrode 106/low resistivity layer 108, is then patterned into one or more individual RRAM cell stacks (or simply cells). To do so, apatterned hardmask 802 is first formed on the stack, i.e., on the low resistivity layer 108 (if present) otherwise directly on thetop electrode 106. SeeFIG. 8 .Patterned hardmask 802 marks the footprint and location of the RRAM cell(s). - The patterned
hardmask 802 can be formed by first depositing a suitable hardmask materials onto the stack of layers, and then using standard lithography and etching techniques to pattern the hardmask material into one or moreindividual hardmasks 802. Suitable hardmask materials include, but are not limited to, nitride hardmask materials such as silicon nitride (SiN). - An etch using the patterned
hardmask 802 is then used to pattern the stack of layers, i.e.,bottom electrode 102/insulator 104/top electrode 106/low resistivity layer 108, into one or moreindividual RRAM cells 902. SeeFIG. 9 . A directional (anisotropic) etching process such as reactive ion etching (RIE) may be employed for the RRAM cell etch. Following the RRAM cell etch, the patternedhardmask 802 can be removed, e.g., using a nitride-selective etching process. Removal of the patternedhardmask 802 enables contact to be made to the top metal layer(s) of the device, i.e., the low resistivity layer 108 (if present) and/or thetop electrode 106. - As provide above, according to an exemplary embodiment the
present RRAM cells 902 are arranged in a crossbar array, wherein eachcell 902 is a synapse between a pre-neuron and post-neuron for neuromorphic computing. See, for example,FIG. 10 which illustrates acomputing device 1000 having a crossbar array ofRRAM cells 902. - Specifically, as shown in
FIG. 10 ,computing device 1000 includes a plurality of (first)metal lines 1002 oriented orthogonal to a plurality of (second)metal lines 1004. TheRRAM cells 902 are present between themetal lines metal lines metal lines 1002 being present below theRRAM cells 902 and themetal lines 1004 being present above theRRAM cells 902. Selection of a given one of theRRAM cells 902 can be accomplished by selecting a given one of themetal lines 1002 and a given one of themetal lines 1004 which the given RRAM cell intersects. - In this manner, to set the given
RRAM cell 902 to the low resistivity state, a bias voltage is applied to the correspondingmetal lines RRAM cell 902 to the high resistivity state, a voltage bias with the opposite polarity is applied to the correspondingmetal lines - Although illustrative embodiments of the present invention have been described herein, it is to be understood that the invention is not limited to those precise embodiments, and that various other changes and modifications may be made by one skilled in the art without departing from the scope of the invention.
Claims (21)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/018,715 US10505112B1 (en) | 2018-06-26 | 2018-06-26 | CMOS compatible non-filamentary resistive memory stack |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/018,715 US10505112B1 (en) | 2018-06-26 | 2018-06-26 | CMOS compatible non-filamentary resistive memory stack |
Publications (2)
Publication Number | Publication Date |
---|---|
US10505112B1 US10505112B1 (en) | 2019-12-10 |
US20190393413A1 true US20190393413A1 (en) | 2019-12-26 |
Family
ID=68766149
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/018,715 Active US10505112B1 (en) | 2018-06-26 | 2018-06-26 | CMOS compatible non-filamentary resistive memory stack |
Country Status (1)
Country | Link |
---|---|
US (1) | US10505112B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220336737A1 (en) * | 2020-07-28 | 2022-10-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-doped data storage structure configured to improve resistive memory cell performance |
WO2024055597A1 (en) * | 2022-09-13 | 2024-03-21 | International Business Machines Corporation | Resistive memory with resistance spreading layer |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7229883B2 (en) | 2005-02-23 | 2007-06-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Phase change memory device and method of manufacture thereof |
US8846484B2 (en) | 2012-02-15 | 2014-09-30 | Intermolecular, Inc. | ReRAM stacks preparation by using single ALD or PVD chamber |
WO2014194069A2 (en) * | 2013-05-29 | 2014-12-04 | Shih-Yuan Wang | Resistive random-access memory formed without forming voltage |
US9502647B2 (en) | 2014-05-28 | 2016-11-22 | Taiwan Semiconductor Manufacturing Company Limited | Resistive random-access memory (RRAM) with a low-K porous layer |
US9754665B2 (en) | 2016-01-29 | 2017-09-05 | Sandisk Technologies Llc | Vacancy-modulated conductive oxide resistive RAM device including an interfacial oxygen source layer |
US9953697B2 (en) | 2016-04-25 | 2018-04-24 | Sandisk Technologies Llc | Volatile memory device employing a resistive memory element |
US9601546B1 (en) | 2016-09-12 | 2017-03-21 | International Business Machines Corporation | Scaled cross bar array with undercut electrode |
US9806256B1 (en) | 2016-10-21 | 2017-10-31 | Sandisk Technologies Llc | Resistive memory device having sidewall spacer electrode and method of making thereof |
-
2018
- 2018-06-26 US US16/018,715 patent/US10505112B1/en active Active
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220336737A1 (en) * | 2020-07-28 | 2022-10-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-doped data storage structure configured to improve resistive memory cell performance |
WO2024055597A1 (en) * | 2022-09-13 | 2024-03-21 | International Business Machines Corporation | Resistive memory with resistance spreading layer |
Also Published As
Publication number | Publication date |
---|---|
US10505112B1 (en) | 2019-12-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8435831B2 (en) | Non-volatile storage with metal oxide switching element and methods for fabricating the same | |
KR101851101B1 (en) | A resistive random access memory (rram) with improved forming voltage characteristics and method for making | |
CN104766925B (en) | Kept by the data of the depositing Ti coating improvement RRAM before HK HfO | |
US9287502B2 (en) | Resistance variable memory cell structures and methods | |
US8101938B2 (en) | Method of forming a chalcogenide memory cell having an ultrasmall cross-sectional area and a chalcogenide memory cell produced by the method | |
CN109786549A (en) | Resistive random access memory device | |
US11737286B2 (en) | Selector devices for a memory cell | |
CN105826468A (en) | Self-gating resistive random access memory device and preparation method thereof | |
US20180090207A1 (en) | Resistive random access memory, manufacturing method thereof, and operation thereof | |
US10505112B1 (en) | CMOS compatible non-filamentary resistive memory stack | |
US20190081237A1 (en) | Self-gating resistive storage device and method for fabrication thereof | |
US9252192B2 (en) | Methods of manufacturing semiconductor devices including a cross point cell array | |
US11145811B2 (en) | Resistive memory with core and shell oxides and interface dipoles | |
US20090114899A1 (en) | Resistance memory and method for manufacturing the same | |
US9040953B2 (en) | Storage device | |
CN115148902A (en) | Memristor with laminated structure and preparation method thereof | |
US20220013719A1 (en) | Resistive random access memory device | |
EP4248501A1 (en) | Hybrid non-volatile memory cell | |
US20200058859A1 (en) | Resistive memory device and method for fabricating the same | |
US11127782B2 (en) | Magnetic memory array incorporating selectors and method for manufacturing the same | |
JP2023505533A (en) | Drift-free phase change memory | |
US20230301213A1 (en) | Resistive switching memory cell | |
KR102405553B1 (en) | Multi-Level Resistive Random Access Memory Element and Method for Preparing the Same | |
US20220165944A1 (en) | Hybrid non-volatile memory cell | |
US20230180640A1 (en) | Stacked cross-point phase change memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ANDO, TAKASHI;CARTIER, EDUARD A.;PYZYNA, ADAM M.;AND OTHERS;REEL/FRAME:046204/0193 Effective date: 20180621 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |