US20190393041A1 - Methods of transistor gate structuring using single operation dummy gate removal - Google Patents
Methods of transistor gate structuring using single operation dummy gate removal Download PDFInfo
- Publication number
- US20190393041A1 US20190393041A1 US16/013,860 US201816013860A US2019393041A1 US 20190393041 A1 US20190393041 A1 US 20190393041A1 US 201816013860 A US201816013860 A US 201816013860A US 2019393041 A1 US2019393041 A1 US 2019393041A1
- Authority
- US
- United States
- Prior art keywords
- gate
- insulator
- transistor
- transistor gate
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims description 40
- 239000000758 substrate Substances 0.000 claims abstract description 41
- 239000000463 material Substances 0.000 claims description 140
- 230000010287 polarization Effects 0.000 claims description 20
- 239000004065 semiconductor Substances 0.000 claims description 19
- 229910002601 GaN Inorganic materials 0.000 claims description 9
- 238000002955 isolation Methods 0.000 claims description 9
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 claims description 8
- 239000010410 layer Substances 0.000 description 112
- 239000012212 insulator Substances 0.000 description 99
- 229910052751 metal Inorganic materials 0.000 description 28
- 239000002184 metal Substances 0.000 description 28
- 230000006870 function Effects 0.000 description 23
- 230000008569 process Effects 0.000 description 21
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 15
- 238000004891 communication Methods 0.000 description 15
- 238000013459 approach Methods 0.000 description 14
- 150000004767 nitrides Chemical class 0.000 description 9
- 229910052710 silicon Inorganic materials 0.000 description 8
- 239000010703 silicon Substances 0.000 description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 239000000853 adhesive Substances 0.000 description 7
- 230000001070 adhesive effect Effects 0.000 description 7
- 229910052814 silicon oxide Inorganic materials 0.000 description 7
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 6
- 229910052581 Si3N4 Inorganic materials 0.000 description 6
- 239000003989 dielectric material Substances 0.000 description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 5
- 125000006850 spacer group Chemical group 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 4
- 150000002739 metals Chemical class 0.000 description 4
- 238000000059 patterning Methods 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 239000004020 conductor Substances 0.000 description 3
- 239000002019 doping agent Substances 0.000 description 3
- 229910052732 germanium Inorganic materials 0.000 description 3
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 3
- 229910000449 hafnium oxide Inorganic materials 0.000 description 3
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 3
- 238000009413 insulation Methods 0.000 description 3
- 229910052759 nickel Inorganic materials 0.000 description 3
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 3
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 3
- 229910052721 tungsten Inorganic materials 0.000 description 3
- 239000010937 tungsten Substances 0.000 description 3
- 229910001928 zirconium oxide Inorganic materials 0.000 description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 2
- 229910000676 Si alloy Inorganic materials 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 2
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- AUCDRFABNLOFRE-UHFFFAOYSA-N alumane;indium Chemical compound [AlH3].[In] AUCDRFABNLOFRE-UHFFFAOYSA-N 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- -1 e.g. Inorganic materials 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 239000003822 epoxy resin Substances 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 229910052735 hafnium Inorganic materials 0.000 description 2
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 2
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 2
- 229910052738 indium Inorganic materials 0.000 description 2
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 2
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 229920000647 polyepoxide Polymers 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- 229910052726 zirconium Inorganic materials 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 1
- 229910000673 Indium arsenide Inorganic materials 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 1
- HCHKCACWOHOZIP-UHFFFAOYSA-N Zinc Chemical compound [Zn] HCHKCACWOHOZIP-UHFFFAOYSA-N 0.000 description 1
- 229910026551 ZrC Inorganic materials 0.000 description 1
- OTCHGXYCWNXDOA-UHFFFAOYSA-N [C].[Zr] Chemical compound [C].[Zr] OTCHGXYCWNXDOA-UHFFFAOYSA-N 0.000 description 1
- KXNLCSXBJCPWGL-UHFFFAOYSA-N [Ga].[As].[In] Chemical compound [Ga].[As].[In] KXNLCSXBJCPWGL-UHFFFAOYSA-N 0.000 description 1
- XWCMFHPRATWWFO-UHFFFAOYSA-N [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] Chemical compound [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] XWCMFHPRATWWFO-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- ILCYGSITMBHYNK-UHFFFAOYSA-N [Si]=O.[Hf] Chemical compound [Si]=O.[Hf] ILCYGSITMBHYNK-UHFFFAOYSA-N 0.000 description 1
- CAVCGVPGBKGDTG-UHFFFAOYSA-N alumanylidynemethyl(alumanylidynemethylalumanylidenemethylidene)alumane Chemical compound [Al]#C[Al]=C=[Al]C#[Al] CAVCGVPGBKGDTG-UHFFFAOYSA-N 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 229910052788 barium Inorganic materials 0.000 description 1
- DSAJWYNOEDNPEQ-UHFFFAOYSA-N barium atom Chemical compound [Ba] DSAJWYNOEDNPEQ-UHFFFAOYSA-N 0.000 description 1
- VKJLWXGJGDEGSO-UHFFFAOYSA-N barium(2+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[Ti+4].[Ba+2] VKJLWXGJGDEGSO-UHFFFAOYSA-N 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 229910010293 ceramic material Inorganic materials 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- KPUWHANPEXNPJT-UHFFFAOYSA-N disiloxane Chemical class [SiH3]O[SiH3] KPUWHANPEXNPJT-UHFFFAOYSA-N 0.000 description 1
- 230000005670 electromagnetic radiation Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 229940104869 fluorosilicate Drugs 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- VTGARNNDLOTBET-UHFFFAOYSA-N gallium antimonide Chemical compound [Sb]#[Ga] VTGARNNDLOTBET-UHFFFAOYSA-N 0.000 description 1
- WHJFNYXPKGDKBB-UHFFFAOYSA-N hafnium;methane Chemical compound C.[Hf] WHJFNYXPKGDKBB-UHFFFAOYSA-N 0.000 description 1
- 239000011796 hollow space material Substances 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 229910052746 lanthanum Inorganic materials 0.000 description 1
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 description 1
- JQJCSZOEVBFDKO-UHFFFAOYSA-N lead zinc Chemical compound [Zn].[Pb] JQJCSZOEVBFDKO-UHFFFAOYSA-N 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 150000001247 metal acetylides Chemical class 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- NFFIWVVINABMKP-UHFFFAOYSA-N methylidynetantalum Chemical compound [Ta]#C NFFIWVVINABMKP-UHFFFAOYSA-N 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000002074 nanoribbon Substances 0.000 description 1
- 239000002070 nanowire Substances 0.000 description 1
- 229910052758 niobium Inorganic materials 0.000 description 1
- 239000010955 niobium Substances 0.000 description 1
- GUCVJGMIXFAOAE-UHFFFAOYSA-N niobium atom Chemical compound [Nb] GUCVJGMIXFAOAE-UHFFFAOYSA-N 0.000 description 1
- BCCOBQSFUDVTJQ-UHFFFAOYSA-N octafluorocyclobutane Chemical compound FC1(F)C(F)(F)C(F)(F)C1(F)F BCCOBQSFUDVTJQ-UHFFFAOYSA-N 0.000 description 1
- 235000019407 octafluorocyclobutane Nutrition 0.000 description 1
- 229920000620 organic polymer Polymers 0.000 description 1
- KJXBRHIPHIVJCS-UHFFFAOYSA-N oxo(oxoalumanyloxy)lanthanum Chemical compound O=[Al]O[La]=O KJXBRHIPHIVJCS-UHFFFAOYSA-N 0.000 description 1
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 239000002861 polymer material Substances 0.000 description 1
- 229920001343 polytetrafluoroethylene Polymers 0.000 description 1
- 239000004810 polytetrafluoroethylene Substances 0.000 description 1
- 239000011148 porous material Substances 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 229910001925 ruthenium oxide Inorganic materials 0.000 description 1
- WOCIAKWEIIZHES-UHFFFAOYSA-N ruthenium(iv) oxide Chemical compound O=[Ru]=O WOCIAKWEIIZHES-UHFFFAOYSA-N 0.000 description 1
- 229910052706 scandium Inorganic materials 0.000 description 1
- SIXSYDAISGFNSX-UHFFFAOYSA-N scandium atom Chemical compound [Sc] SIXSYDAISGFNSX-UHFFFAOYSA-N 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 229910052712 strontium Inorganic materials 0.000 description 1
- CIOAGBVUUVVLOB-UHFFFAOYSA-N strontium atom Chemical compound [Sr] CIOAGBVUUVVLOB-UHFFFAOYSA-N 0.000 description 1
- VEALVRVVWBQVSL-UHFFFAOYSA-N strontium titanate Chemical compound [Sr+2].[O-][Ti]([O-])=O VEALVRVVWBQVSL-UHFFFAOYSA-N 0.000 description 1
- CZXRMHUWVGPWRM-UHFFFAOYSA-N strontium;barium(2+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[O-2].[Ti+4].[Sr+2].[Ba+2] CZXRMHUWVGPWRM-UHFFFAOYSA-N 0.000 description 1
- 229910003468 tantalcarbide Inorganic materials 0.000 description 1
- 229910001936 tantalum oxide Inorganic materials 0.000 description 1
- OCGWQDWYSQAFTO-UHFFFAOYSA-N tellanylidenelead Chemical compound [Pb]=[Te] OCGWQDWYSQAFTO-UHFFFAOYSA-N 0.000 description 1
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- MTPVUVINMAGMJL-UHFFFAOYSA-N trimethyl(1,1,2,2,2-pentafluoroethyl)silane Chemical compound C[Si](C)(C)C(F)(F)C(F)(F)F MTPVUVINMAGMJL-UHFFFAOYSA-N 0.000 description 1
- 229910052727 yttrium Inorganic materials 0.000 description 1
- VWQVUPCCIRVNHF-UHFFFAOYSA-N yttrium atom Chemical compound [Y] VWQVUPCCIRVNHF-UHFFFAOYSA-N 0.000 description 1
- 229910052725 zinc Inorganic materials 0.000 description 1
- 239000011701 zinc Substances 0.000 description 1
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28264—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being a III-V compound
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/201—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys
- H01L29/205—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys in different semiconductor regions, e.g. heterojunctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
- H01L29/42376—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4966—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66446—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
- H01L29/66462—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
- H01L29/7787—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT with wide bandgap charge-carrier supplying layer, e.g. direct single heterostructure MODFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
Definitions
- Embodiments of the disclosure pertain to transistor gate structuring and, in particular, transistor gate structuring using single operation dummy gate removal.
- Gallium nitride (GaN) transistors are candidates for use in future RF products such as 5G devices.
- Important features of transistors are gate length and gate structure. Gate length affects switching speed and gate structure (T-gate, field plate) affects gate resistance and device breakdown.
- T-gate transistors are a type of transistor used in RF applications.
- a T-gate can include a narrow gate part that is formed to contact or be in close proximity to the transistor channel and a wider gate part that is formed above the narrow gate part. The narrow gate part is designed to increase the speed of the transistor and the wider gate part is designed to lower the resistance of the gate.
- gate features such as gate length can be managed through lithography only.
- T-gate and field plate features require additional lithography and processing/metallization operations.
- T-gate fabrication involves lift-off techniques that are considered to be dirty by state-of-the-art CMOS fabrication standards.
- Recent approaches form the T-gate using a two cycle replacement-metal-gate (RMG) process.
- RMG replacement-metal-gate
- a disadvantage of such approaches is that because the T-gate is metalized in two cycles, an adhesive interface between the gate parts associated with the two cycles may be required to complete the formation of the gate. The adhesive interface between the two gate parts can increase gate resistance. Additional disadvantages of such approaches include cost (additional layers add to the cost), and manufacturability (as gate length is aggressively scaled).
- FIG. 1 shows a transistor that includes a gate formed using a previous approach to forming gates having a T-gate structure.
- FIG. 2 is an illustration of a transistor that has a gate with a T-gate structure that is formed according to an embodiment.
- FIG. 3 is an illustration of a transistor that has a gate with a T-gate structure that is formed according to an embodiment.
- FIGS. 4A-4F are illustrations of cross-sections of a semiconductor structure during a process of fabricating a transistor that has a gate with a T-gate structure according to an embodiment.
- FIGS. 5A-5F are illustrations of cross-sections of a semiconductor structure during a process of fabricating a transistor that has a gate with a T-gate structure according to an embodiment.
- FIG. 6 illustrates a computing device in accordance with an embodiment.
- FIG. 7 illustrates an interposer that includes one or more embodiments.
- Radio frequency (RF) transistor gate structuring approaches using single operation dummy gate removal are described.
- numerous specific details are set forth, such as specific integration and material regimes, in order to provide a thorough understanding of embodiments of the present disclosure. It will be apparent to one skilled in the art that embodiments of the present disclosure may be practiced without these specific details. In other instances, well-known features, such as integrated circuit design layouts, are not described in detail in order to not unnecessarily obscure embodiments of the present disclosure.
- the various embodiments shown in the Figures are illustrative representations and are not necessarily drawn to scale.
- T-gates for transistors have proven inadequate because they involve metalizing the T-gates in two cycles, where an adhesive interface that is used to bind parts of the T-gates, that are respectively associated with each cycle, is required to complete the formation of the gate.
- the adhesive interface between the two gate parts adds undesirable resistance.
- Additional disadvantages of previous approaches include cost (additional layers add to the cost), and manufacturability (as gate length is aggressively scaled).
- a process and device that addresses the shortcomings of such previous approaches is disclosed herein. As part of the disclosed process, a gate metal fill for a T gate is performed in a single operation.
- separate patterning operations can be used to create a dummy gate foot part and a dummy gate T part of a dummy gate that is used in the fabrication of the T gate.
- both dummy gate parts are replaced in a single removal operation after the dummy gate T part has been formed.
- an intentionally designed offset between the dummy gate foot part and the dummy gate T part is used to facilitate a shorter gate length by defining a window through which a narrow gate portion is etched.
- An advantage of embodiments is the provision of a process that enables a gate metal fill to be performed in a single operation such that the creation of a resistive interface between the foot part of the gate and the T part of the gate is avoided. Another advantage is that the process is compatible with state-of-the-art CMOS processing. Furthermore, embodiments simplify processes for fabricating complicated gate designs.
- FIG. 1 is an illustration of a transistor fabricated using a previous approach to forming transistor gates having a T-gate structure.
- FIG. 1 shows substrate 101 , epitaxial layer 103 , source region 105 , source contact 107 , drain region 109 , drain contact 111 , polarization layer 113 , gate 115 , insulator 117 and high-k material 119 .
- the gate 115 has a T-gate structure.
- the T-gate structure is formed in first and second cycles.
- the “foot” or bottom part of the gate 115 a is formed in a first cycle and thereafter the “T” or top part of the gate 115 b is formed in a second cycle to produce the T-shaped profile.
- the high-k material 119 lines the bottom and sides of the foot portion 115 a of the gate 115 .
- the high-k material 119 does not line the surface of the top part 115 b of the gate 115 .
- an adhesive metal is used at the interface between the bottom part of the gate 115 a and the top part of the gate 115 b .
- the adhesive metal can have a higher resistance than the metal (e.g., tungsten) that is used to form the bottom part 115 a of the gate 115 and the top part 115 b of the gate 115 and can increase the resistance of the gate 115 .
- the adhesive material can oxidize which can increase the resistance of the gate 115 .
- the manner in which the high-k material 119 is formed with respect to the gate 115 is an indicator that that the gate 115 is formed in two cycles. As discussed above, the high-k material 119 is formed only in the bottom part of the gate 115 . Forming the gate in a single cycle requires that the space that the gate is to occupy be fully formed prior to filling. Where the space is fully formed, a deposition of conformal high-k material will line the entire surface of the space (as is described herein with reference to FIGS. 2 and 3 ) and not just the bottom portion of the space as is shown in FIG. 1 .
- top portion e.g., the T part
- the two cycle approach forming conformal high-k material in the top portion (e.g., the T part) of the space can result in an insulating interface between the bottom part 115 a of the gate 115 and the top part 115 b of the gate 115 .
- high-k material is not used to line the top portion of the space.
- FIG. 2 is an illustration of a transistor 200 that has a gate with a T-gate structure that is formed according to an embodiment.
- FIG. 2 shows substrate 201 , epitaxial layer 203 , source region 205 , drain region 207 , adhesion layer 209 , polarization layer 210 , gate 211 , high-k material 213 , insulator 215 , work function setting material 217 , insulator 219 , insulator 221 , insulator 222 , insulator 223 , insulator 225 , and insulator 227 .
- the epitaxial layer 203 is formed on the substrate 201 which is the bottommost layer of the transistor 200 .
- the source region 205 and the drain region 207 are formed on the epitaxial layer 203 .
- the adhesion layer 209 is formed above the polarization layer 210 .
- the polarization layer 210 is formed above the epitaxial layer 203 .
- the gate 211 is formed in a trench that is lined with the high-k material 213 and the work function setting material 217 .
- the insulator 219 is formed above the source region 205 and the drain region 207 .
- the insulator 221 is formed above insulator 219 .
- the insulator 222 is formed above insulator 221 .
- the insulator 223 is formed above insulator 222 .
- the insulator 225 is formed above the insulator 223 .
- the insulator 227 is formed above the insulator 225 .
- the substrate 201 can be formed from silicon. In other embodiments, the substrate 201 can be formed from other materials.
- the epitaxial layer 203 can be formed from gallium nitride. In other embodiments, the epitaxial layer 203 can be formed from other materials.
- the source region 205 and the drain region 207 can be formed from indium gallium nitride. In other embodiments the source region 205 and the drain region 207 can be formed from other materials.
- the adhesion layer 209 is formed from silicon oxide. In other embodiments the adhesion layer 209 can be formed from other materials.
- the polarization layer 210 can be formed from indium aluminum nitride.
- the polarization layer 210 can be formed from other materials.
- the gate 211 can be formed from tungsten. In other embodiments the gate 211 can be formed from other materials.
- the high-k material 213 can be formed from an oxide such hafnium oxide, aluminum oxide or zirconium oxide. In other embodiments the high-k material 213 can be formed from other material.
- the work function setting material 217 can be formed from titanium nitride or nickel. In other embodiments the work function setting material 217 can be formed from other materials.
- the insulator 215 can be formed from a nitride. In other embodiments, the insulator 215 can be formed from other materials.
- the insulator 222 and the insulator 225 can be formed from a nitride. In other embodiments, the insulator 222 and the insulator 225 can be formed from other materials. In an embodiment, the insulator 219 , the insulator 223 and the insulator 227 can be formed from an oxide. In other embodiments, the insulator 219 , the insulator 223 and the insulator 227 can be formed from other material. In an embodiment, the insulator 221 can be formed from silicon oxide. In other embodiments, the insulator 221 can be formed from other materials.
- the gate 211 has a T-shaped profile and is designed to have gate dimensions and gate resistance that establish operating parameters that maximize the performance capability of the transistor 200 .
- the gate 211 is formed in a single cycle. More specifically, both the bottom part of the gate 211 and the top part of the gate 211 are formed in a single cycle to produce the T-shaped profile.
- a space is formed that has the dimensions that have been determined to provide a gate structure with desired electrical characteristics. In an embodiment, the space is shaped by bottom and top dummy gates.
- the bottom dummy gate and the top dummy gate are removed from the surrounding material such that a hollow space having the desired T-shaped profile is formed.
- conformal layers of the high-k material 213 and the work function setting material 217 are formed on the bottom and sidewall surfaces of the space before it is filled with the selected gate metal.
- the gate that is produced is a monolithic structure that has a T-shaped profile with dimension and resistance characteristics that maximize performance.
- the manner in which the high-k material 213 lines the surface of the space formed by the bottom dummy gate and the top dummy gate is an indicator that the gate 213 is formed in a single operation.
- the high-K material lines the entire surface of the space filled by the gate 213 (in contrast to FIG. 1 ). If the gate was formed in two cycles, in order to prevent high-k material from covering the top surface of a bottom gate part already in place, the application of high-k material to line the space above the bottom gate part would probably be avoided.
- the fact that a fully formed space is available to enable a conformal high-k material to line both the gate foot and gate T parts of the space indicates that a fully formed space is available thereafter for filling with the selected gate material.
- the gate material is applied over the high-k material to achieve single operation conversion of the gate into metal.
- transistor 200 is turned on by applying a voltage to gate 211 that causes current to conduct in the channel between the source and the drain.
- the gate 211 has a monolithic T-gate structure that provides reduced gate resistance.
- significant charge is generated at the interface of the epitaxial layer 203 and the polarization layer 209 due to the intrinsic properties of the two materials. This charge is generated without doping or the application of an electric field.
- a channel is provided between the source and the drain that has a low resistance.
- the lower gate resistance and channel resistance of transistor 200 impact parameters that are important to its RF performance such as input impedance, speed and noise.
- FIG. 3 is an illustration of a transistor 300 that has a gate with a T-gate structure that is formed according to an embodiment.
- FIG. 3 shows substrate 301 , epitaxial layer 303 , source region 305 , drain region 307 , adhesion layer 309 , polarization layer 310 , gate 311 , high-k material 313 , insulator 315 , work function setting layer 317 , insulator 319 , insulator 321 , insulator 322 , insulator 323 , insulator 325 and insulator 327 .
- the epitaxial layer 303 is formed on substrate 301 which is the bottommost layer of the transistor 300 .
- the source region 305 and the drain region 307 are formed on the epitaxial layer 303 .
- the adhesion layer 309 is formed above the polarization layer 310 .
- the polarization layer 310 is formed above the epitaxial layer 303 .
- the gate 311 is formed in a trench that is lined with the high-k material 313 and the work function setting material 317 .
- the insulator 315 is formed above the adhesion layer 309 .
- the insulator 319 is formed above the source region 305 and the drain region 307 .
- the insulator 321 is formed above the insulator 319 .
- the insulator 322 is formed above the insulator 321 .
- the insulator 323 is formed above the insulator 322 .
- the insulator 325 is formed above the insulator 323 .
- the insulator 327 is formed above the insulator 325 .
- the substrate 301 can be formed from silicon. In other embodiments, the substrate 301 can be formed from other materials.
- the epitaxial layer 303 can be formed from gallium nitride. In other embodiments, the epitaxial layer 303 can be formed from other materials.
- the source region 305 and the drain region 307 can be formed from indium gallium nitride. In other embodiments, the source region 305 and the drain region 307 can be formed from other materials.
- the adhesion layer 309 is formed from silicon oxide. In other embodiments the adhesion layer can be formed from other materials.
- the polarization layer 310 can be formed from indium aluminum nitride.
- the polarization layer 310 can be formed from other materials.
- the gate 311 can be formed from tungsten. In other embodiments, the gate 311 can be formed from other materials.
- the high-k material 313 can be formed from an oxide such hafnium oxide, aluminum oxide or zirconium oxide. In other embodiments, the high-k material 313 can be formed from other materials.
- the work function setting material 317 can be formed from titanium nitride or nickel. In other embodiments, the work function setting material 317 can be formed from other materials.
- the insulator 315 can be formed from a nitride. In other embodiments, the insulator 315 can be formed from other materials.
- the insulator 322 and the insulator 325 can be formed from a nitride. In other embodiments, the insulator 322 and the insulator 325 can be formed from other materials. In an embodiment, the insulator 319 , the insulator 323 and the insulator 327 can be formed from an oxide. In other embodiments, the insulator 319 , the insulator 323 and insulator the 327 can be formed from other materials. In an embodiment, the insulator 321 can be formed from silicon oxide. In other embodiments, the insulator 321 can be formed from other materials.
- the gate 311 similar to the gate 211 in FIG. 2 , has a T-shaped profile that is designed to provide gate dimensions and gate resistance that establish operating parameters that enhance the performance capability of the transistor 300 .
- the top part of the gate 311 is offset from the intermediate part of the gate 311 .
- the width of the opening that corresponds to the overlap of the top part of gate 311 and the intermediate part of gate 311 is used to control the width of an etch into the insulator 315 and the adhesion layer 309 that forms the space for the bottom part of the gate 311 .
- the gate 311 is formed in a single cycle.
- the bottom part of the gate 311 , the intermediate part of the gate 311 and the top part of the gate 311 are formed in a single metal fill operation to produce a gate having a T-shaped profile.
- a window is formed between the spaces that are created by the removal of the dummy gates, that has a width that is equal in size to the width that is desired for the bottom portion of the gate.
- the space for the bottom portion of the gate is etched using the window. Based on these operations, a space having the desired T-shaped profile is formed.
- the gate that is produced is a monolithic structure having a T-shaped profile with dimension and resistance characteristics that maximize performance.
- gate length scaling is facilitated by the etch through the adhesion layer 309 .
- the etch will affect an area of short length that corresponds to the place where spaces created to accommodate first and second layers of the gate overlap (the etch window).
- the etch window is created by intentionally designing an offset between the first and second gate layers.
- Each of the gate layers plays a role in the performance of the transistor.
- the gate layer that is formed by the etch through the adhesion layer 309 enables scaling
- the middle layer can be considered the T-gate layer that improves gate resistance
- the top layer can be used as a field plate.
- transistor 300 is turned on by applying a voltage to gate 311 that causes current to conduct in the channel between the source and the drain.
- the gate 311 has a monolithic T-gate structure that provides reduced gate resistance.
- significant charge is generated at the interface of the epitaxial layer 303 and the adhesion layer 309 due to the intrinsic properties of the two materials. This charge is generated without doping or the application of an electric field.
- a channel is provided between the source 305 and the drain 307 that has a low resistance.
- the low gate resistance and channel resistance of transistor 300 impact parameters that are important to its RF performance such as input impedance, speed and noise.
- FIG. 4A - FIG. 4F are illustrations of cross-sections of a semiconductor structure in a process of fabricating a transistor having a gate with a T-gate profile.
- the cross-section of semiconductor structure 400 is produced that includes gate structure 401 , epitaxial layer 403 , source region 405 , drain region 407 , polarization layer 409 , adhesion layer 411 , isolation nitride 413 , insulator 415 , adhesion layer 417 and substrate 419 .
- a conformal insulation layer 421 is formed on the top surface of the semiconductor structure covering the top and sides of the dummy gate 401 .
- insulation layer 423 is formed to cover the conformal insulation layer 421 and the dummy gate 401 .
- the insulator 421 can be formed from silicon oxide. In other embodiments, the insulator 421 can be formed from other materials. In an embodiment, the insulator 423 can be formed from an oxide. In other embodiments, the insulator 421 can be formed from other materials.
- the part of the conformal insulator material 421 above the dummy gate part 401 is removed, and a patterning of the second dummy gate part 425 is performed.
- the patterning of the second dummy gate part 425 is performed after material for the dummy gate is formed on the surface of semiconductor structure 400 .
- conformal insulator material 427 is formed above the top surface of the second dummy gate part 425 .
- insulator material 429 is formed above conformal insulator material 427 and polished to expose the top surface of the conformal insulator material 427 that is formed above dummy gate part 425 .
- the conformal insulator material 427 is formed from silicon nitride. In other embodiments, conformal insulator material 427 can be formed from other materials.
- the insulator material 429 is formed from an oxide. In other embodiments, conformal insulator material 429 can be formed from other materials.
- both dummy gate parts are removed, and an etch through the isolation nitride layer 413 into epitaxial layer 403 is performed.
- the space formed after the removal of the dummy layers is lined with high-K material 431 and work function setting material 433 and is filled with gate conductor 435 .
- the high-K material 431 can include oxide.
- the high-K material 431 can include other materials.
- work function setting material can include a work function setting metal.
- the work function setting material can include other work function setting materials.
- FIG. 5A - FIG. 5F are illustrations of cross-sections of a semiconductor structure in a process of fabricating a transistor having a gate with a T-gate profile.
- the cross-section of semiconductor structure 500 is produced that includes gate structure 501 , epitaxial layer 503 , source region 505 , drain region 507 , polarization layer 509 , adhesion layer 511 , isolation nitride 513 , insulator 515 , insulator 517 and substrate 519 .
- conformal insulator material 521 is formed on the top surface of the semiconductor structure 500 and covers the top and sides of the dummy gate 501 .
- insulator material 523 is formed above the conformal insulator material 521 and is polished to expose the top portion of the conformal insulator material 521 that is formed above the dummy gate.
- the conformal insulator material 521 is formed from silicon nitride. In other embodiments, conformal insulator material 521 can be formed from other materials.
- the part of the conformal insulator layer 521 above the dummy gate part 501 is removed, and a patterning of a second dummy gate part 525 is performed.
- the second dummy gate part 525 is patterned such that the center of the second dummy gate part 525 is offset from the center of the first dummy gate part 501 by a predetermined amount.
- the second dummy gate part 525 is patterned such that a small overlapping region between the first dummy gate part 501 and the second dummy gate part 525 is provided.
- insulator material 527 is formed to cover the top surface of the semiconductor structure 500 .
- insulator material 529 is formed above insulator material 527 and polished to expose the top a portion of the top surface of insulator material 527 that is formed above dummy gate part 525 .
- the conformal insulator material 527 is formed from silicon nitride. In other embodiments, conformal insulator material 527 can be formed from other materials.
- the insulator material 529 is formed from an oxide. In other embodiments, the insulator material 529 can be formed from other materials.
- both dummy layers are removed.
- the removal of the dummy layers creates spaces in the places previously occupied by the dummy layers and an opening in the overlapping region between the spaces.
- This opening or window is used to perform an etch through the nitride layer 513 into epitaxial layer 503 .
- the width of the etch through the nitride layer 513 corresponds to the width of the etch window.
- the space formed after the removal of the dummy layers is lined with high-K material 531 and work function setting material 533 .
- the remaining space is then filled with gate conductor material 535 .
- the high-K material 531 can include an oxide.
- the high-K material 531 can include other materials.
- work function setting material 533 can include a work function setting metal.
- the work function setting material can include other work function setting materials.
- Implementations of embodiments of the invention may be formed or carried out on a substrate, such as a semiconductor substrate.
- the semiconductor substrate may be a crystalline substrate formed using a bulk silicon or a silicon-on-insulator substructure.
- the semiconductor substrate may be formed using alternate materials, which may or may not be combined with silicon, that include but are not limited to germanium, indium antimonide, lead telluride, indium arsenide, indium phosphide, gallium arsenide, indium gallium arsenide, gallium antimonide, or other combinations of group III-V or group IV materials.
- germanium, indium antimonide, lead telluride, indium arsenide, indium phosphide, gallium arsenide, indium gallium arsenide, gallium antimonide, or other combinations of group III-V or group IV materials Although a few examples of materials from which the substrate may be formed are described here, any material that may serve as a foundation upon which a semiconductor device may be built falls within the spirit
- MOSFET metal-oxide-semiconductor field-effect transistors
- the MOS transistors may be planar transistors, nonplanar transistors, or a combination of both.
- Nonplanar transistors include FinFET transistors such as double-gate transistors and tri-gate transistors, and wrap-around or all-around gate transistors such as nanoribbon and nanowire transistors.
- Each MOS transistor includes a gate stack formed of at least two layers, a gate dielectric layer and a gate electrode layer.
- the gate dielectric layer may include one layer or a stack of layers.
- the one or more layers may include silicon oxide, silicon dioxide (SiO 2 ) and/or a high-k dielectric material.
- the high-k dielectric material may include elements such as hafnium, silicon, oxygen, titanium, tantalum, lanthanum, aluminum, zirconium, barium, strontium, yttrium, lead, scandium, niobium, and zinc.
- high-k materials that may be used in the gate dielectric layer include, but are not limited to, hafnium oxide, hafnium silicon oxide, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate.
- an annealing process may be carried out on the gate dielectric layer to improve its quality when a high-k material is used.
- the gate electrode layer is formed on the gate dielectric layer and may consist of at least one P-type workfunction metal or N-type workfunction metal, depending on whether the transistor is to be a PMOS or an NMOS transistor.
- the gate electrode layer may consist of a stack of two or more metal layers, where one or more metal layers are workfunction metal layers and at least one metal layer is a fill metal layer.
- metals that may be used for the gate electrode include, but are not limited to, ruthenium, palladium, platinum, cobalt, nickel, and conductive metal oxides, e.g., ruthenium oxide.
- a P-type metal layer will enable the formation of a PMOS gate electrode with a workfunction that is between about 4.9 eV and about 5.2 eV.
- metals that may be used for the gate electrode include, but are not limited to, hafnium, zirconium, titanium, tantalum, aluminum, alloys of these metals, and carbides of these metals such as hafnium carbide, zirconium carbide, titanium carbide, tantalum carbide, and aluminum carbide.
- An N-type metal layer will enable the formation of an NMOS gate electrode with a workfunction that is between about 3.9 eV and about 4.2 eV.
- the gate electrode may consist of a “U”-shaped structure that includes a bottom portion substantially parallel to the surface of the substrate and two sidewall portions that are substantially perpendicular to the top surface of the substrate.
- at least one of the metal layers that form the gate electrode may simply be a planar layer that is substantially parallel to the top surface of the substrate and does not include sidewall portions substantially perpendicular to the top surface of the substrate.
- the gate electrode may consist of a combination of U-shaped structures and planar, non-U-shaped structures.
- the gate electrode may consist of one or more U-shaped metal layers formed atop one or more planar, non-U-shaped layers.
- a pair of sidewall spacers may be formed on opposing sides of the gate stack that bracket the gate stack.
- the sidewall spacers may be formed from a material such as silicon nitride, silicon oxide, silicon carbide, silicon nitride doped with carbon, and silicon oxynitride. Processes for forming sidewall spacers are well known in the art and generally include deposition and etching process steps. In an alternate implementation, a plurality of spacer pairs may be used, for instance, two pairs, three pairs, or four pairs of sidewall spacers may be formed on opposing sides of the gate stack.
- source and drain regions are formed within the substrate adjacent to the gate stack of each MOS transistor.
- the source and drain regions are generally formed using either an implantation/diffusion process or an etching/deposition process.
- dopants such as boron, aluminum, antimony, phosphorous, or arsenic may be ion-implanted into the substrate to form the source and drain regions.
- An annealing process that activates the dopants and causes them to diffuse further into the substrate typically follows the ion implantation process.
- the substrate may first be etched to form recesses at the locations of the source and drain regions.
- the source and drain regions may be fabricated using a silicon alloy such as silicon germanium or silicon carbide.
- the epitaxially deposited silicon alloy may be doped in situ with dopants such as boron, arsenic, or phosphorous.
- the source and drain regions may be formed using one or more alternate semiconductor materials such as germanium or a group III-V material or alloy. And in further embodiments, one or more layers of metal and/or metal alloys may be used to form the source and drain regions.
- ILD interlayer dielectrics
- the ILD layers may be formed using dielectric materials known for their applicability in integrated circuit structures, such as low-k dielectric materials. Examples of dielectric materials that may be used include, but are not limited to, silicon dioxide (SiO 2 ), carbon doped oxide (CDO), silicon nitride, organic polymers such as perfluorocyclobutane or polytetrafluoroethylene, fluorosilicate glass (FSG), and organosilicates such as silsesquioxane, siloxane, or organosilicate glass.
- the ILD layers may include pores or air gaps to further reduce their dielectric constant.
- FIG. 6 illustrates a computing device 600 in accordance with one implementation of the invention.
- the computing device 600 houses a board 602 .
- the board 602 may include a number of components, including but not limited to a processor 604 and at least one communication chip 606 .
- the processor 604 is physically and electrically coupled to the board 602 .
- the at least one communication chip 606 is also physically and electrically coupled to the board 602 .
- the communication chip 606 is part of the processor 604 .
- computing device 600 may include other components that may or may not be physically and electrically coupled to the board 602 .
- these other components include, but are not limited to, volatile memory (e.g., DRAM), non-volatile memory (e.g., ROM), flash memory, a graphics processor, a digital signal processor, a crypto processor, a chipset, an antenna, a display, a touchscreen display, a touchscreen controller, a battery, an audio codec, a video codec, a power amplifier, a global positioning system (GPS) device, a compass, an accelerometer, a gyroscope, a speaker, a camera, and a mass storage device (such as hard disk drive, compact disk (CD), digital versatile disk (DVD), and so forth).
- volatile memory e.g., DRAM
- non-volatile memory e.g., ROM
- flash memory e.g., a graphics processor, a digital signal processor, a crypto processor, a chipset, an
- the communication chip 606 enables wireless communications for the transfer of data to and from the computing device 600 .
- the term “wireless” and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non-solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not.
- the communication chip 606 may implement any of a number of wireless standards or protocols, including but not limited to Wi-Fi (IEEE 802.11 family), WiMAX (IEEE 802.16 family), IEEE 802.20, long term evolution (LTE), Ev-DO, HSPA+, HSDPA+, HSUPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Bluetooth, derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond.
- the computing device 600 may include a plurality of communication chips 606 .
- a first communication chip 606 may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth and a second communication chip 606 may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, and others.
- the processor 604 of the computing device 600 includes an integrated circuit die packaged within the processor 604 .
- the integrated circuit die of the processor includes one or more devices, such as MOS-FET transistors built in accordance with implementations of the invention.
- the term “processor” may refer to any device or portion of a device that processes electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory.
- the communication chip 606 also includes an integrated circuit die packaged within the communication chip 606 .
- the integrated circuit die of the communication chip includes one or more devices, such as MOS-FET transistors built in accordance with implementations of the invention.
- another component housed within the computing device 600 may contain an integrated circuit die that includes one or more devices, such as MOS-FET transistors built in accordance with implementations of the invention.
- the computing device 600 may be a laptop, a netbook, a notebook, an ultrabook, a smartphone, a tablet, a personal digital assistant (PDA), an ultra mobile PC, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set-top box, an entertainment control unit, a digital camera, a portable music player, or a digital video recorder.
- the computing device 600 may be any other electronic device that processes data.
- FIG. 7 illustrates an interposer 700 that includes one or more embodiments of the invention.
- the interposer 700 is an intervening substrate used to bridge a first substrate 702 to a second substrate 704 .
- the first substrate 702 may be, for instance, an integrated circuit die.
- the second substrate 704 may be, for instance, a memory module, a computer motherboard, or another integrated circuit die.
- the purpose of an interposer 700 is to spread a connection to a wider pitch or to reroute a connection to a different connection.
- an interposer 700 may couple an integrated circuit die to a ball grid array (BGA) 706 that can subsequently be coupled to the second substrate 704 .
- BGA ball grid array
- first and second substrates 702 / 704 are attached to opposing sides of the interposer 700 . In other embodiments, the first and second substrates 702 / 704 are attached to the same side of the interposer 700 . And in further embodiments, three or more substrates are interconnected by way of the interposer 700 .
- the interposer 700 may be formed of an epoxy resin, a fiberglass-reinforced epoxy resin, a ceramic material, or a polymer material such as polyimide.
- the interposer may be formed of alternate rigid or flexible materials that may include the same materials described above for use in a semiconductor substrate, such as silicon, germanium, and other group III-V and group IV materials.
- the interposer may include metal interconnects 708 and vias 710 , including but not limited to through-silicon vias (TSVs) 712 .
- the interposer 700 may further include embedded devices 714 , including both passive and active devices. Such devices include, but are not limited to, capacitors, decoupling capacitors, resistors, inductors, fuses, diodes, transformers, sensors, and electrostatic discharge (ESD) devices. More complex devices such as radio-frequency (RF) devices, power amplifiers, power management devices, antennas, arrays, sensors, and MEMS devices may also be formed on the interposer 700 .
- RF radio-frequency
- apparatuses or processes disclosed herein may be used in the fabrication of interposer 700 .
- a transistor gate includes a first part above a substrate that has a first width and a second part above the first part that is centered with respect to the first part and that has a second width that is greater than the first width.
- the first part and the second part form a single monolithic T-gate structure.
- a transistor gate comprises a first part that has a first width, a second part that has a second width that is greater than the first width and a third part that has a third width that is greater than the second width.
- the first part, the second part and the third part form a single monolithic T-gate structure.
- a method for forming a transistor gate comprises forming a dummy gate base part that has a first width in first material above a semiconductor substrate, forming a dummy gate top part that has a second width that is greater than the first width that extends into second material and removing the dummy gate base part and the dummy gate top part.
- the method further comprises forming a T-gate that has a monolithic structure in the space formed from the removal of the dummy gate base part and the dummy gate top part.
- example embodiment 15 further comprising forming a work function setting material around the T-gate.
- example embodiment 15 further comprising forming the T-gate above a GaN epitaxial layer.
- example embodiment 15 further comprising forming the T-gate to extend through a polarization layer.
Abstract
Description
- Embodiments of the disclosure pertain to transistor gate structuring and, in particular, transistor gate structuring using single operation dummy gate removal.
- Gallium nitride (GaN) transistors are candidates for use in future RF products such as 5G devices. Important features of transistors are gate length and gate structure. Gate length affects switching speed and gate structure (T-gate, field plate) affects gate resistance and device breakdown. T-gate transistors are a type of transistor used in RF applications. A T-gate can include a narrow gate part that is formed to contact or be in close proximity to the transistor channel and a wider gate part that is formed above the narrow gate part. The narrow gate part is designed to increase the speed of the transistor and the wider gate part is designed to lower the resistance of the gate.
- In some approaches gate features such as gate length can be managed through lithography only. However, T-gate and field plate features require additional lithography and processing/metallization operations. Typically, T-gate fabrication involves lift-off techniques that are considered to be dirty by state-of-the-art CMOS fabrication standards. Recent approaches form the T-gate using a two cycle replacement-metal-gate (RMG) process. A disadvantage of such approaches is that because the T-gate is metalized in two cycles, an adhesive interface between the gate parts associated with the two cycles may be required to complete the formation of the gate. The adhesive interface between the two gate parts can increase gate resistance. Additional disadvantages of such approaches include cost (additional layers add to the cost), and manufacturability (as gate length is aggressively scaled).
-
FIG. 1 shows a transistor that includes a gate formed using a previous approach to forming gates having a T-gate structure. -
FIG. 2 is an illustration of a transistor that has a gate with a T-gate structure that is formed according to an embodiment. -
FIG. 3 is an illustration of a transistor that has a gate with a T-gate structure that is formed according to an embodiment. -
FIGS. 4A-4F are illustrations of cross-sections of a semiconductor structure during a process of fabricating a transistor that has a gate with a T-gate structure according to an embodiment. -
FIGS. 5A-5F are illustrations of cross-sections of a semiconductor structure during a process of fabricating a transistor that has a gate with a T-gate structure according to an embodiment. -
FIG. 6 illustrates a computing device in accordance with an embodiment. -
FIG. 7 illustrates an interposer that includes one or more embodiments. - Radio frequency (RF) transistor gate structuring approaches using single operation dummy gate removal, are described. In the following description, numerous specific details are set forth, such as specific integration and material regimes, in order to provide a thorough understanding of embodiments of the present disclosure. It will be apparent to one skilled in the art that embodiments of the present disclosure may be practiced without these specific details. In other instances, well-known features, such as integrated circuit design layouts, are not described in detail in order to not unnecessarily obscure embodiments of the present disclosure. Furthermore, it is to be appreciated that the various embodiments shown in the Figures are illustrative representations and are not necessarily drawn to scale.
- Certain terminology may also be used in the following description for the purpose of reference only, and thus are not intended to be limiting. For example, terms such as “upper”, “lower”, “above”, and “below” refer to directions in the drawings to which reference is made. Terms such as “front”, “back”, “rear”, and “side” describe the orientation and/or location of portions of the component within a consistent but arbitrary frame of reference which is made clear by reference to the text and the associated drawings describing the component under discussion. Such terminology may include the words specifically mentioned above, derivatives thereof, and words of similar import.
- Some previous approaches to forming T-gates for transistors have proven inadequate because they involve metalizing the T-gates in two cycles, where an adhesive interface that is used to bind parts of the T-gates, that are respectively associated with each cycle, is required to complete the formation of the gate. The adhesive interface between the two gate parts adds undesirable resistance. Additional disadvantages of previous approaches include cost (additional layers add to the cost), and manufacturability (as gate length is aggressively scaled). A process and device that addresses the shortcomings of such previous approaches is disclosed herein. As part of the disclosed process, a gate metal fill for a T gate is performed in a single operation. In an embodiment, separate patterning operations can be used to create a dummy gate foot part and a dummy gate T part of a dummy gate that is used in the fabrication of the T gate. However, rather than replacing the dummy gate foot part, and the dummy gate T part in separate operations, both dummy gate parts are replaced in a single removal operation after the dummy gate T part has been formed.
- In another embodiment, an intentionally designed offset between the dummy gate foot part and the dummy gate T part is used to facilitate a shorter gate length by defining a window through which a narrow gate portion is etched.
- An advantage of embodiments is the provision of a process that enables a gate metal fill to be performed in a single operation such that the creation of a resistive interface between the foot part of the gate and the T part of the gate is avoided. Another advantage is that the process is compatible with state-of-the-art CMOS processing. Furthermore, embodiments simplify processes for fabricating complicated gate designs.
-
FIG. 1 is an illustration of a transistor fabricated using a previous approach to forming transistor gates having a T-gate structure.FIG. 1 showssubstrate 101,epitaxial layer 103,source region 105,source contact 107,drain region 109,drain contact 111,polarization layer 113,gate 115,insulator 117 and high-k material 119. - Referring to
FIG. 1 , thegate 115 has a T-gate structure. In the approach ofFIG. 1 , the T-gate structure is formed in first and second cycles. In particular, the “foot” or bottom part of thegate 115 a is formed in a first cycle and thereafter the “T” or top part of the gate 115 b is formed in a second cycle to produce the T-shaped profile. The high-k material 119 lines the bottom and sides of thefoot portion 115 a of thegate 115. The high-k material 119 does not line the surface of the top part 115 b of thegate 115. - In the
FIG. 1 approach, as part of the formation of thegate 115, an adhesive metal is used at the interface between the bottom part of thegate 115 a and the top part of the gate 115 b. The adhesive metal can have a higher resistance than the metal (e.g., tungsten) that is used to form thebottom part 115 a of thegate 115 and the top part 115 b of thegate 115 and can increase the resistance of thegate 115. In addition, the adhesive material can oxidize which can increase the resistance of thegate 115. - The manner in which the high-
k material 119 is formed with respect to thegate 115 is an indicator that that thegate 115 is formed in two cycles. As discussed above, the high-k material 119 is formed only in the bottom part of thegate 115. Forming the gate in a single cycle requires that the space that the gate is to occupy be fully formed prior to filling. Where the space is fully formed, a deposition of conformal high-k material will line the entire surface of the space (as is described herein with reference toFIGS. 2 and 3 ) and not just the bottom portion of the space as is shown inFIG. 1 . Using the two cycle approach, forming conformal high-k material in the top portion (e.g., the T part) of the space can result in an insulating interface between thebottom part 115 a of thegate 115 and the top part 115 b of thegate 115. To avoid this result, in theFIG. 1 approach, high-k material is not used to line the top portion of the space. -
FIG. 2 is an illustration of atransistor 200 that has a gate with a T-gate structure that is formed according to an embodiment.FIG. 2 showssubstrate 201,epitaxial layer 203,source region 205,drain region 207,adhesion layer 209,polarization layer 210,gate 211, high-k material 213,insulator 215, workfunction setting material 217,insulator 219,insulator 221,insulator 222,insulator 223,insulator 225, andinsulator 227. - Referring to
FIG. 2 , theepitaxial layer 203 is formed on thesubstrate 201 which is the bottommost layer of thetransistor 200. Thesource region 205 and thedrain region 207 are formed on theepitaxial layer 203. Theadhesion layer 209 is formed above thepolarization layer 210. Thepolarization layer 210 is formed above theepitaxial layer 203. Thegate 211 is formed in a trench that is lined with the high-k material 213 and the workfunction setting material 217. Theinsulator 219 is formed above thesource region 205 and thedrain region 207. Theinsulator 221 is formed aboveinsulator 219. Theinsulator 222 is formed aboveinsulator 221. Theinsulator 223 is formed aboveinsulator 222. Theinsulator 225 is formed above theinsulator 223. Theinsulator 227 is formed above theinsulator 225. - In an embodiment, the
substrate 201 can be formed from silicon. In other embodiments, thesubstrate 201 can be formed from other materials. In an embodiment, theepitaxial layer 203 can be formed from gallium nitride. In other embodiments, theepitaxial layer 203 can be formed from other materials. In an embodiment, thesource region 205 and thedrain region 207 can be formed from indium gallium nitride. In other embodiments thesource region 205 and thedrain region 207 can be formed from other materials. In an embodiment, theadhesion layer 209 is formed from silicon oxide. In other embodiments theadhesion layer 209 can be formed from other materials. In an embodiment, thepolarization layer 210 can be formed from indium aluminum nitride. In other embodiments, thepolarization layer 210 can be formed from other materials. In an embodiment thegate 211 can be formed from tungsten. In other embodiments thegate 211 can be formed from other materials. In an embodiment the high-k material 213 can be formed from an oxide such hafnium oxide, aluminum oxide or zirconium oxide. In other embodiments the high-k material 213 can be formed from other material. In an embodiment, the workfunction setting material 217 can be formed from titanium nitride or nickel. In other embodiments the workfunction setting material 217 can be formed from other materials. In an embodiment, theinsulator 215 can be formed from a nitride. In other embodiments, theinsulator 215 can be formed from other materials. In an embodiment, theinsulator 222 and theinsulator 225 can be formed from a nitride. In other embodiments, theinsulator 222 and theinsulator 225 can be formed from other materials. In an embodiment, theinsulator 219, theinsulator 223 and theinsulator 227 can be formed from an oxide. In other embodiments, theinsulator 219, theinsulator 223 and theinsulator 227 can be formed from other material. In an embodiment, theinsulator 221 can be formed from silicon oxide. In other embodiments, theinsulator 221 can be formed from other materials. - Referring to
FIG. 2 , thegate 211 has a T-shaped profile and is designed to have gate dimensions and gate resistance that establish operating parameters that maximize the performance capability of thetransistor 200. Thegate 211 is formed in a single cycle. More specifically, both the bottom part of thegate 211 and the top part of thegate 211 are formed in a single cycle to produce the T-shaped profile. As part of the process of forming thegate 211, a space is formed that has the dimensions that have been determined to provide a gate structure with desired electrical characteristics. In an embodiment, the space is shaped by bottom and top dummy gates. After the bottom dummy gate and the top dummy gate are in place and have been encapsulated in surrounding material, the bottom dummy gate and the top dummy gate are removed from the surrounding material such that a hollow space having the desired T-shaped profile is formed. In an embodiment, conformal layers of the high-k material 213 and the workfunction setting material 217 are formed on the bottom and sidewall surfaces of the space before it is filled with the selected gate metal. The gate that is produced is a monolithic structure that has a T-shaped profile with dimension and resistance characteristics that maximize performance. - The manner in which the high-
k material 213 lines the surface of the space formed by the bottom dummy gate and the top dummy gate is an indicator that thegate 213 is formed in a single operation. In particular, the high-K material lines the entire surface of the space filled by the gate 213 (in contrast toFIG. 1 ). If the gate was formed in two cycles, in order to prevent high-k material from covering the top surface of a bottom gate part already in place, the application of high-k material to line the space above the bottom gate part would probably be avoided. In particular, in an embodiment, the fact that a fully formed space is available to enable a conformal high-k material to line both the gate foot and gate T parts of the space, indicates that a fully formed space is available thereafter for filling with the selected gate material. The gate material is applied over the high-k material to achieve single operation conversion of the gate into metal. - In operation,
transistor 200 is turned on by applying a voltage togate 211 that causes current to conduct in the channel between the source and the drain. In an embodiment, thegate 211 has a monolithic T-gate structure that provides reduced gate resistance. In addition, in an embodiment, significant charge is generated at the interface of theepitaxial layer 203 and thepolarization layer 209 due to the intrinsic properties of the two materials. This charge is generated without doping or the application of an electric field. As a result, based on the properties of the two materials, a channel is provided between the source and the drain that has a low resistance. The lower gate resistance and channel resistance oftransistor 200 impact parameters that are important to its RF performance such as input impedance, speed and noise. -
FIG. 3 is an illustration of atransistor 300 that has a gate with a T-gate structure that is formed according to an embodiment.FIG. 3 showssubstrate 301,epitaxial layer 303,source region 305,drain region 307,adhesion layer 309,polarization layer 310,gate 311, high-k material 313,insulator 315, workfunction setting layer 317,insulator 319,insulator 321,insulator 322,insulator 323,insulator 325 andinsulator 327. - Referring to
FIG. 3 , theepitaxial layer 303 is formed onsubstrate 301 which is the bottommost layer of thetransistor 300. Thesource region 305 and thedrain region 307 are formed on theepitaxial layer 303. Theadhesion layer 309 is formed above thepolarization layer 310. Thepolarization layer 310 is formed above theepitaxial layer 303. Thegate 311 is formed in a trench that is lined with the high-k material 313 and the workfunction setting material 317. Theinsulator 315 is formed above theadhesion layer 309. Theinsulator 319 is formed above thesource region 305 and thedrain region 307. Theinsulator 321 is formed above theinsulator 319. Theinsulator 322 is formed above theinsulator 321. Theinsulator 323 is formed above theinsulator 322. Theinsulator 325 is formed above theinsulator 323. Theinsulator 327 is formed above theinsulator 325. - In an embodiment, the
substrate 301 can be formed from silicon. In other embodiments, thesubstrate 301 can be formed from other materials. In an embodiment, theepitaxial layer 303 can be formed from gallium nitride. In other embodiments, theepitaxial layer 303 can be formed from other materials. In an embodiment, thesource region 305 and thedrain region 307 can be formed from indium gallium nitride. In other embodiments, thesource region 305 and thedrain region 307 can be formed from other materials. In an embodiment, theadhesion layer 309 is formed from silicon oxide. In other embodiments the adhesion layer can be formed from other materials. In an embodiment, thepolarization layer 310 can be formed from indium aluminum nitride. In other embodiments, thepolarization layer 310 can be formed from other materials. In an embodiment, thegate 311 can be formed from tungsten. In other embodiments, thegate 311 can be formed from other materials. In an embodiment, the high-k material 313 can be formed from an oxide such hafnium oxide, aluminum oxide or zirconium oxide. In other embodiments, the high-k material 313 can be formed from other materials. In an embodiment, the workfunction setting material 317 can be formed from titanium nitride or nickel. In other embodiments, the workfunction setting material 317 can be formed from other materials. In an embodiment, theinsulator 315 can be formed from a nitride. In other embodiments, theinsulator 315 can be formed from other materials. In an embodiment, theinsulator 322 and theinsulator 325 can be formed from a nitride. In other embodiments, theinsulator 322 and theinsulator 325 can be formed from other materials. In an embodiment, theinsulator 319, theinsulator 323 and theinsulator 327 can be formed from an oxide. In other embodiments, theinsulator 319, theinsulator 323 and insulator the 327 can be formed from other materials. In an embodiment, theinsulator 321 can be formed from silicon oxide. In other embodiments, theinsulator 321 can be formed from other materials. - Referring to
FIG. 3 , thegate 311, similar to thegate 211 inFIG. 2 , has a T-shaped profile that is designed to provide gate dimensions and gate resistance that establish operating parameters that enhance the performance capability of thetransistor 300. In contrast to the embodiment ofFIG. 2 , the top part of thegate 311 is offset from the intermediate part of thegate 311. During the structuring of the space for the gate, the width of the opening that corresponds to the overlap of the top part ofgate 311 and the intermediate part ofgate 311 is used to control the width of an etch into theinsulator 315 and theadhesion layer 309 that forms the space for the bottom part of thegate 311. Similar to the embodiment, ofFIG. 2 , thegate 311 is formed in a single cycle. In particular, the bottom part of thegate 311, the intermediate part of thegate 311 and the top part of thegate 311 are formed in a single metal fill operation to produce a gate having a T-shaped profile. As part of the process of forming thegate 311, after first and second dummy gates have been put into place and removed, a window is formed between the spaces that are created by the removal of the dummy gates, that has a width that is equal in size to the width that is desired for the bottom portion of the gate. Thereafter, the space for the bottom portion of the gate is etched using the window. Based on these operations, a space having the desired T-shaped profile is formed. After the space having the desired T-shaped profile has been formed, conformal layers of the high-k material 313 and the workfunction setting material 317 are formed on the bottom and sidewall surfaces of the space having the desired T-shaped profile, before it is filled with a gate metal. Thus, the gate that is produced is a monolithic structure having a T-shaped profile with dimension and resistance characteristics that maximize performance. - In an embodiment, gate length scaling is facilitated by the etch through the
adhesion layer 309. As described above, the etch will affect an area of short length that corresponds to the place where spaces created to accommodate first and second layers of the gate overlap (the etch window). The etch window is created by intentionally designing an offset between the first and second gate layers. Each of the gate layers plays a role in the performance of the transistor. For example, the gate layer that is formed by the etch through theadhesion layer 309 enables scaling, the middle layer can be considered the T-gate layer that improves gate resistance, and the top layer can be used as a field plate. - In operation,
transistor 300 is turned on by applying a voltage togate 311 that causes current to conduct in the channel between the source and the drain. In an embodiment, thegate 311 has a monolithic T-gate structure that provides reduced gate resistance. In addition, in an embodiment, significant charge is generated at the interface of theepitaxial layer 303 and theadhesion layer 309 due to the intrinsic properties of the two materials. This charge is generated without doping or the application of an electric field. As a result, based on the properties of the two materials, a channel is provided between thesource 305 and thedrain 307 that has a low resistance. The low gate resistance and channel resistance oftransistor 300 impact parameters that are important to its RF performance such as input impedance, speed and noise. -
FIG. 4A -FIG. 4F are illustrations of cross-sections of a semiconductor structure in a process of fabricating a transistor having a gate with a T-gate profile. - Referring to
FIG. 4A , after a plurality of operations, the cross-section ofsemiconductor structure 400 is produced that includesgate structure 401,epitaxial layer 403,source region 405, drain region 407, polarization layer 409,adhesion layer 411,isolation nitride 413,insulator 415,adhesion layer 417 andsubstrate 419. - Referring to
FIG. 4B , after one or more operations that result in the cross-section inFIG. 4A , aconformal insulation layer 421 is formed on the top surface of the semiconductor structure covering the top and sides of thedummy gate 401. In addition,insulation layer 423 is formed to cover theconformal insulation layer 421 and thedummy gate 401. In an embodiment, theinsulator 421 can be formed from silicon oxide. In other embodiments, theinsulator 421 can be formed from other materials. In an embodiment, theinsulator 423 can be formed from an oxide. In other embodiments, theinsulator 421 can be formed from other materials. - Referring to
FIG. 4C , after one or more operations that result in the cross-section shown inFIG. 4B , the part of theconformal insulator material 421 above thedummy gate part 401 is removed, and a patterning of the seconddummy gate part 425 is performed. The patterning of the seconddummy gate part 425 is performed after material for the dummy gate is formed on the surface ofsemiconductor structure 400. - Referring to
FIG. 4D , after one or more operations that result in the cross-section shown inFIG. 4C ,conformal insulator material 427 is formed above the top surface of the seconddummy gate part 425. In addition,insulator material 429 is formed aboveconformal insulator material 427 and polished to expose the top surface of theconformal insulator material 427 that is formed abovedummy gate part 425. In an embodiment, theconformal insulator material 427 is formed from silicon nitride. In other embodiments,conformal insulator material 427 can be formed from other materials. In an embodiment, theinsulator material 429 is formed from an oxide. In other embodiments,conformal insulator material 429 can be formed from other materials. - Referring to
FIG. 4E , after one or more operations that result in the cross-section shown inFIG. 4D , both dummy gate parts are removed, and an etch through theisolation nitride layer 413 intoepitaxial layer 403 is performed. - Referring to
FIG. 4F , after one or more operations that result in the cross-section shown inFIG. 4E , the space formed after the removal of the dummy layers is lined with high-K material 431 and work function setting material 433 and is filled with gate conductor 435. Thus, a single operation “conversion” to gate conductor is provided. In an embodiment, the high-K material 431 can include oxide. In other embodiments, the high-K material 431 can include other materials. In an embodiment, work function setting material can include a work function setting metal. In other embodiments, the work function setting material can include other work function setting materials. -
FIG. 5A -FIG. 5F are illustrations of cross-sections of a semiconductor structure in a process of fabricating a transistor having a gate with a T-gate profile. - Referring to
FIG. 5A , after a plurality of operations, the cross-section ofsemiconductor structure 500 is produced that includesgate structure 501,epitaxial layer 503,source region 505,drain region 507, polarization layer 509,adhesion layer 511,isolation nitride 513,insulator 515,insulator 517 andsubstrate 519. - Referring to
FIG. 5B , after one or more operations that result in the cross-section shown inFIG. 5A ,conformal insulator material 521 is formed on the top surface of thesemiconductor structure 500 and covers the top and sides of thedummy gate 501. In addition,insulator material 523 is formed above theconformal insulator material 521 and is polished to expose the top portion of theconformal insulator material 521 that is formed above the dummy gate. In an embodiment, theconformal insulator material 521 is formed from silicon nitride. In other embodiments,conformal insulator material 521 can be formed from other materials. - Referring to
FIG. 5C , after one or more operations that result in the cross-section shown inFIG. 5B , the part of theconformal insulator layer 521 above thedummy gate part 501 is removed, and a patterning of a seconddummy gate part 525 is performed. The seconddummy gate part 525 is patterned such that the center of the seconddummy gate part 525 is offset from the center of the firstdummy gate part 501 by a predetermined amount. In addition, the seconddummy gate part 525 is patterned such that a small overlapping region between the firstdummy gate part 501 and the seconddummy gate part 525 is provided. - Referring to
FIG. 5D , after one or more operations that result in the cross-section shown inFIG. 5C ,insulator material 527 is formed to cover the top surface of thesemiconductor structure 500. In addition,insulator material 529 is formed aboveinsulator material 527 and polished to expose the top a portion of the top surface ofinsulator material 527 that is formed abovedummy gate part 525. In an embodiment, theconformal insulator material 527 is formed from silicon nitride. In other embodiments,conformal insulator material 527 can be formed from other materials. In an embodiment, theinsulator material 529 is formed from an oxide. In other embodiments, theinsulator material 529 can be formed from other materials. - Referring to
FIG. 5E , after one or more operations that result in the cross-section shown inFIG. 5D , both dummy layers are removed. The removal of the dummy layers creates spaces in the places previously occupied by the dummy layers and an opening in the overlapping region between the spaces. This opening or window is used to perform an etch through thenitride layer 513 intoepitaxial layer 503. The width of the etch through thenitride layer 513 corresponds to the width of the etch window. - Referring to
FIG. 5F , after one or more operations that result in the cross-section shown inFIG. 5E , the space formed after the removal of the dummy layers is lined with high-K material 531 and workfunction setting material 533. The remaining space is then filled with gate conductor material 535. In an embodiment, the high-K material 531 can include an oxide. In other embodiments, the high-K material 531 can include other materials. In an embodiment, workfunction setting material 533 can include a work function setting metal. In other embodiments, the work function setting material can include other work function setting materials. - Implementations of embodiments of the invention may be formed or carried out on a substrate, such as a semiconductor substrate. In one implementation, the semiconductor substrate may be a crystalline substrate formed using a bulk silicon or a silicon-on-insulator substructure. In other implementations, the semiconductor substrate may be formed using alternate materials, which may or may not be combined with silicon, that include but are not limited to germanium, indium antimonide, lead telluride, indium arsenide, indium phosphide, gallium arsenide, indium gallium arsenide, gallium antimonide, or other combinations of group III-V or group IV materials. Although a few examples of materials from which the substrate may be formed are described here, any material that may serve as a foundation upon which a semiconductor device may be built falls within the spirit and scope of the present invention.
- A plurality of transistors, such as metal-oxide-semiconductor field-effect transistors (MOSFET or simply MOS transistors), may be fabricated on the substrate. In various implementations of the invention, the MOS transistors may be planar transistors, nonplanar transistors, or a combination of both. Nonplanar transistors include FinFET transistors such as double-gate transistors and tri-gate transistors, and wrap-around or all-around gate transistors such as nanoribbon and nanowire transistors. Although the implementations described herein may illustrate only planar transistors, it should be noted that the invention may also be carried out using nonplanar transistors.
- Each MOS transistor includes a gate stack formed of at least two layers, a gate dielectric layer and a gate electrode layer. The gate dielectric layer may include one layer or a stack of layers. The one or more layers may include silicon oxide, silicon dioxide (SiO2) and/or a high-k dielectric material. The high-k dielectric material may include elements such as hafnium, silicon, oxygen, titanium, tantalum, lanthanum, aluminum, zirconium, barium, strontium, yttrium, lead, scandium, niobium, and zinc. Examples of high-k materials that may be used in the gate dielectric layer include, but are not limited to, hafnium oxide, hafnium silicon oxide, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate. In some embodiments, an annealing process may be carried out on the gate dielectric layer to improve its quality when a high-k material is used.
- The gate electrode layer is formed on the gate dielectric layer and may consist of at least one P-type workfunction metal or N-type workfunction metal, depending on whether the transistor is to be a PMOS or an NMOS transistor. In some implementations, the gate electrode layer may consist of a stack of two or more metal layers, where one or more metal layers are workfunction metal layers and at least one metal layer is a fill metal layer.
- For a PMOS transistor, metals that may be used for the gate electrode include, but are not limited to, ruthenium, palladium, platinum, cobalt, nickel, and conductive metal oxides, e.g., ruthenium oxide. A P-type metal layer will enable the formation of a PMOS gate electrode with a workfunction that is between about 4.9 eV and about 5.2 eV. For an NMOS transistor, metals that may be used for the gate electrode include, but are not limited to, hafnium, zirconium, titanium, tantalum, aluminum, alloys of these metals, and carbides of these metals such as hafnium carbide, zirconium carbide, titanium carbide, tantalum carbide, and aluminum carbide. An N-type metal layer will enable the formation of an NMOS gate electrode with a workfunction that is between about 3.9 eV and about 4.2 eV.
- In some implementations, the gate electrode may consist of a “U”-shaped structure that includes a bottom portion substantially parallel to the surface of the substrate and two sidewall portions that are substantially perpendicular to the top surface of the substrate. In another implementation, at least one of the metal layers that form the gate electrode may simply be a planar layer that is substantially parallel to the top surface of the substrate and does not include sidewall portions substantially perpendicular to the top surface of the substrate. In further implementations of the invention, the gate electrode may consist of a combination of U-shaped structures and planar, non-U-shaped structures. For example, the gate electrode may consist of one or more U-shaped metal layers formed atop one or more planar, non-U-shaped layers.
- In some implementations of the invention, a pair of sidewall spacers may be formed on opposing sides of the gate stack that bracket the gate stack. The sidewall spacers may be formed from a material such as silicon nitride, silicon oxide, silicon carbide, silicon nitride doped with carbon, and silicon oxynitride. Processes for forming sidewall spacers are well known in the art and generally include deposition and etching process steps. In an alternate implementation, a plurality of spacer pairs may be used, for instance, two pairs, three pairs, or four pairs of sidewall spacers may be formed on opposing sides of the gate stack.
- As is well known in the art, source and drain regions are formed within the substrate adjacent to the gate stack of each MOS transistor. The source and drain regions are generally formed using either an implantation/diffusion process or an etching/deposition process. In the former process, dopants such as boron, aluminum, antimony, phosphorous, or arsenic may be ion-implanted into the substrate to form the source and drain regions. An annealing process that activates the dopants and causes them to diffuse further into the substrate typically follows the ion implantation process. In the latter process, the substrate may first be etched to form recesses at the locations of the source and drain regions. An epitaxial deposition process may then be carried out to fill the recesses with material that is used to fabricate the source and drain regions. In some implementations, the source and drain regions may be fabricated using a silicon alloy such as silicon germanium or silicon carbide. In some implementations the epitaxially deposited silicon alloy may be doped in situ with dopants such as boron, arsenic, or phosphorous. In further embodiments, the source and drain regions may be formed using one or more alternate semiconductor materials such as germanium or a group III-V material or alloy. And in further embodiments, one or more layers of metal and/or metal alloys may be used to form the source and drain regions.
- One or more interlayer dielectrics (ILD) are deposited over the MOS transistors. The ILD layers may be formed using dielectric materials known for their applicability in integrated circuit structures, such as low-k dielectric materials. Examples of dielectric materials that may be used include, but are not limited to, silicon dioxide (SiO2), carbon doped oxide (CDO), silicon nitride, organic polymers such as perfluorocyclobutane or polytetrafluoroethylene, fluorosilicate glass (FSG), and organosilicates such as silsesquioxane, siloxane, or organosilicate glass. The ILD layers may include pores or air gaps to further reduce their dielectric constant.
-
FIG. 6 illustrates acomputing device 600 in accordance with one implementation of the invention. Thecomputing device 600 houses aboard 602. Theboard 602 may include a number of components, including but not limited to aprocessor 604 and at least onecommunication chip 606. Theprocessor 604 is physically and electrically coupled to theboard 602. In some implementations the at least onecommunication chip 606 is also physically and electrically coupled to theboard 602. In further implementations, thecommunication chip 606 is part of theprocessor 604. - Depending on its applications,
computing device 600 may include other components that may or may not be physically and electrically coupled to theboard 602. These other components include, but are not limited to, volatile memory (e.g., DRAM), non-volatile memory (e.g., ROM), flash memory, a graphics processor, a digital signal processor, a crypto processor, a chipset, an antenna, a display, a touchscreen display, a touchscreen controller, a battery, an audio codec, a video codec, a power amplifier, a global positioning system (GPS) device, a compass, an accelerometer, a gyroscope, a speaker, a camera, and a mass storage device (such as hard disk drive, compact disk (CD), digital versatile disk (DVD), and so forth). - The
communication chip 606 enables wireless communications for the transfer of data to and from thecomputing device 600. The term “wireless” and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non-solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not. Thecommunication chip 606 may implement any of a number of wireless standards or protocols, including but not limited to Wi-Fi (IEEE 802.11 family), WiMAX (IEEE 802.16 family), IEEE 802.20, long term evolution (LTE), Ev-DO, HSPA+, HSDPA+, HSUPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Bluetooth, derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond. Thecomputing device 600 may include a plurality ofcommunication chips 606. For instance, afirst communication chip 606 may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth and asecond communication chip 606 may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, and others. - The
processor 604 of thecomputing device 600 includes an integrated circuit die packaged within theprocessor 604. In some implementations of the invention, the integrated circuit die of the processor includes one or more devices, such as MOS-FET transistors built in accordance with implementations of the invention. The term “processor” may refer to any device or portion of a device that processes electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory. - The
communication chip 606 also includes an integrated circuit die packaged within thecommunication chip 606. In accordance with another implementation of the invention, the integrated circuit die of the communication chip includes one or more devices, such as MOS-FET transistors built in accordance with implementations of the invention. - In further implementations, another component housed within the
computing device 600 may contain an integrated circuit die that includes one or more devices, such as MOS-FET transistors built in accordance with implementations of the invention. - In various implementations, the
computing device 600 may be a laptop, a netbook, a notebook, an ultrabook, a smartphone, a tablet, a personal digital assistant (PDA), an ultra mobile PC, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set-top box, an entertainment control unit, a digital camera, a portable music player, or a digital video recorder. In further implementations, thecomputing device 600 may be any other electronic device that processes data. -
FIG. 7 illustrates aninterposer 700 that includes one or more embodiments of the invention. Theinterposer 700 is an intervening substrate used to bridge afirst substrate 702 to asecond substrate 704. Thefirst substrate 702 may be, for instance, an integrated circuit die. Thesecond substrate 704 may be, for instance, a memory module, a computer motherboard, or another integrated circuit die. Generally, the purpose of aninterposer 700 is to spread a connection to a wider pitch or to reroute a connection to a different connection. For example, aninterposer 700 may couple an integrated circuit die to a ball grid array (BGA) 706 that can subsequently be coupled to thesecond substrate 704. In some embodiments, the first andsecond substrates 702/704 are attached to opposing sides of theinterposer 700. In other embodiments, the first andsecond substrates 702/704 are attached to the same side of theinterposer 700. And in further embodiments, three or more substrates are interconnected by way of theinterposer 700. - The
interposer 700 may be formed of an epoxy resin, a fiberglass-reinforced epoxy resin, a ceramic material, or a polymer material such as polyimide. In further implementations, the interposer may be formed of alternate rigid or flexible materials that may include the same materials described above for use in a semiconductor substrate, such as silicon, germanium, and other group III-V and group IV materials. - The interposer may include
metal interconnects 708 and vias 710, including but not limited to through-silicon vias (TSVs) 712. Theinterposer 700 may further include embeddeddevices 714, including both passive and active devices. Such devices include, but are not limited to, capacitors, decoupling capacitors, resistors, inductors, fuses, diodes, transformers, sensors, and electrostatic discharge (ESD) devices. More complex devices such as radio-frequency (RF) devices, power amplifiers, power management devices, antennas, arrays, sensors, and MEMS devices may also be formed on theinterposer 700. In accordance with embodiments of the invention, apparatuses or processes disclosed herein may be used in the fabrication ofinterposer 700. - Although specific embodiments have been described above, these embodiments are not intended to limit the scope of the present disclosure, even where only a single embodiment is described with respect to a particular feature. Examples of features provided in the disclosure are intended to be illustrative rather than restrictive unless stated otherwise. The above description is intended to cover such alternatives, modifications, and equivalents as would be apparent to a person skilled in the art having the benefit of the present disclosure.
- The scope of the present disclosure includes any feature or combination of features disclosed herein (either explicitly or implicitly), or any generalization thereof, whether or not it mitigates any or all of the problems addressed herein. Accordingly, new claims may be formulated during prosecution of the present application (or an application claiming priority thereto) to any such combination of features. In particular, with reference to the appended claims, features from dependent claims may be combined with those of the independent claims and features from respective independent claims may be combined in any appropriate manner and not merely in the specific combinations enumerated in the appended claims.
- The following examples pertain to further embodiments. The various features of the different embodiments may be variously combined with some features included and others excluded to suit a variety of different applications.
- A transistor gate includes a first part above a substrate that has a first width and a second part above the first part that is centered with respect to the first part and that has a second width that is greater than the first width. The first part and the second part form a single monolithic T-gate structure.
- The transistor gate of example embodiment 1, wherein the transistor gate is surrounded by a high-k material.
- The transistor gate of example embodiment 1, wherein the transistor gate is surrounded by work function setting material.
- The transistor gate of example embodiment 1, wherein the first part is formed above a gallium epitaxial layer.
- The transistor gate of example embodiment 1, wherein the first part extends through a polarization layer.
- The transistor gate of example embodiment 1, wherein the first part extends through an isolation layer.
- The transistor gate of example embodiment 1, 2, 3, 4, 5 or 6 wherein the first part extends through an adhesion layer.
- A transistor gate comprises a first part that has a first width, a second part that has a second width that is greater than the first width and a third part that has a third width that is greater than the second width. The first part, the second part and the third part form a single monolithic T-gate structure.
- The transistor gate of example embodiment 8, wherein a center of the third part is offset by a predetermined amount from the center of the second part.
- The transistor gate of example embodiment 8, wherein the transistor gate is surrounded by work function setting material.
- The transistor gate of example embodiment 8, wherein the first part is formed above a gallium nitride epitaxial layer.
- The transistor gate of example embodiment 8, wherein the first part extends through a polarization layer.
- The transistor gate of example embodiment 8, wherein the first part extends through an isolation layer.
- The transistor gate of example embodiment 8, 9, 10, 11, 12 or 13 wherein the first part extends through an adhesion layer.
- A method for forming a transistor gate comprises forming a dummy gate base part that has a first width in first material above a semiconductor substrate, forming a dummy gate top part that has a second width that is greater than the first width that extends into second material and removing the dummy gate base part and the dummy gate top part. The method further comprises forming a T-gate that has a monolithic structure in the space formed from the removal of the dummy gate base part and the dummy gate top part.
- The method of example embodiment 15, wherein the dummy gate base part and the dummy gate top part are coaxial.
- The method of example embodiment 15, further comprising forming a work function setting material around the T-gate.
- The method of example embodiment 15, further comprising forming the T-gate above a GaN epitaxial layer.
- The method of example embodiment 15, further comprising forming the T-gate to extend through a polarization layer.
- The method of example embodiment 15, 16, 17, 18 or 19 further comprising forming the T-gate to extend through an isolation layer.
Claims (20)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/013,860 US20190393041A1 (en) | 2018-06-20 | 2018-06-20 | Methods of transistor gate structuring using single operation dummy gate removal |
EP19173125.6A EP3584841A1 (en) | 2018-06-20 | 2019-05-07 | Methods of transistor gate structuring using single operation dummy gate removal |
CN201910417836.4A CN110620144A (en) | 2018-06-20 | 2019-05-20 | Method of transistor gate structuring using single operation dummy gate removal |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/013,860 US20190393041A1 (en) | 2018-06-20 | 2018-06-20 | Methods of transistor gate structuring using single operation dummy gate removal |
Publications (1)
Publication Number | Publication Date |
---|---|
US20190393041A1 true US20190393041A1 (en) | 2019-12-26 |
Family
ID=66483829
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/013,860 Abandoned US20190393041A1 (en) | 2018-06-20 | 2018-06-20 | Methods of transistor gate structuring using single operation dummy gate removal |
Country Status (3)
Country | Link |
---|---|
US (1) | US20190393041A1 (en) |
EP (1) | EP3584841A1 (en) |
CN (1) | CN110620144A (en) |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8093584B2 (en) * | 2008-12-23 | 2012-01-10 | Intel Corporation | Self-aligned replacement metal gate process for QWFET devices |
US8390000B2 (en) * | 2009-08-28 | 2013-03-05 | Transphorm Inc. | Semiconductor devices with field plates |
US9202880B1 (en) * | 2013-04-23 | 2015-12-01 | Hrl Laboratories, Llc | Etch-based fabrication process for stepped field-plate wide-bandgap |
US9041061B2 (en) * | 2013-07-25 | 2015-05-26 | International Business Machines Corporation | III-V device with overlapped extension regions using replacement gate |
-
2018
- 2018-06-20 US US16/013,860 patent/US20190393041A1/en not_active Abandoned
-
2019
- 2019-05-07 EP EP19173125.6A patent/EP3584841A1/en not_active Ceased
- 2019-05-20 CN CN201910417836.4A patent/CN110620144A/en active Pending
Also Published As
Publication number | Publication date |
---|---|
EP3584841A1 (en) | 2019-12-25 |
CN110620144A (en) | 2019-12-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11894372B2 (en) | Stacked trigate transistors with dielectric isolation and process for forming such | |
US11488978B2 (en) | Ferroelectric gate oxide based tunnel feFET memory | |
US20190305102A1 (en) | Cmos device including pmos metal gate with low threshold voltage | |
US11302808B2 (en) | III-V transistors with resistive gate contacts | |
US11563098B2 (en) | Transistor gate shape structuring approaches | |
EP3758055A1 (en) | Devices with air gapping within and between stacked transistors and process for providing such | |
US11908911B2 (en) | Thin film transistors with raised source and drain contacts and process for forming such | |
US20200105669A1 (en) | Design and process for a precision resistor | |
US11929415B2 (en) | Thin film transistors with offset source and drain structures and process for forming such | |
US11574910B2 (en) | Device with air-gaps to reduce coupling capacitance and process for forming such | |
US11329132B2 (en) | Transistor with polarization layer superlattice for target threshold voltage tuning | |
US11424335B2 (en) | Group III-V semiconductor devices having dual workfunction gate electrodes | |
EP3584841A1 (en) | Methods of transistor gate structuring using single operation dummy gate removal | |
US11107924B2 (en) | Systems and methods to reduce FinFET gate capacitance | |
US20200312973A1 (en) | Dual transistor gate workfunctions and related apparatuses, systems, and methods | |
US11916118B2 (en) | Stacked source-drain-gate connection and process for forming such | |
US11335800B2 (en) | Work function based approaches to transistor threshold voltage tuning | |
US20230006067A1 (en) | Transistor including wrap around source and drain contacts | |
US11605592B2 (en) | Method to fabricate metal and ferromagnetic metal multilayer interconnect line for skin effect suppression | |
CN115863321A (en) | Capacitor having conductive layer coupled to metal layer of capacitor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:RADOSAVLJEVIC, MARKO;THEN, HAN WUI;DASGUPTA, SANSAPTAK;AND OTHERS;SIGNING DATES FROM 20180613 TO 20180618;REEL/FRAME:048095/0995 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |