US20190296698A1 - Phased array antenna system - Google Patents
Phased array antenna system Download PDFInfo
- Publication number
- US20190296698A1 US20190296698A1 US16/373,776 US201916373776A US2019296698A1 US 20190296698 A1 US20190296698 A1 US 20190296698A1 US 201916373776 A US201916373776 A US 201916373776A US 2019296698 A1 US2019296698 A1 US 2019296698A1
- Authority
- US
- United States
- Prior art keywords
- phased array
- current
- array antenna
- antenna system
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/52—Circuit arrangements for protecting such amplifiers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q1/00—Details of, or arrangements associated with, antennas
- H01Q1/12—Supports; Mounting means
- H01Q1/22—Supports; Mounting means by structural association with other equipment or articles
- H01Q1/24—Supports; Mounting means by structural association with other equipment or articles with receiving set
- H01Q1/241—Supports; Mounting means by structural association with other equipment or articles with receiving set used in mobile communications, e.g. GSM
- H01Q1/242—Supports; Mounting means by structural association with other equipment or articles with receiving set used in mobile communications, e.g. GSM specially adapted for hand-held use
- H01Q1/245—Supports; Mounting means by structural association with other equipment or articles with receiving set used in mobile communications, e.g. GSM specially adapted for hand-held use with means for shaping the antenna pattern, e.g. in order to protect user against rf exposure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q21/00—Antenna arrays or systems
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q21/00—Antenna arrays or systems
- H01Q21/06—Arrays of individually energised antenna units similarly polarised and spaced apart
- H01Q21/061—Two dimensional planar arrays
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q21/00—Antenna arrays or systems
- H01Q21/06—Arrays of individually energised antenna units similarly polarised and spaced apart
- H01Q21/061—Two dimensional planar arrays
- H01Q21/065—Patch antenna array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q23/00—Antennas with active circuits or circuit elements integrated within them or attached to them
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q3/00—Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system
- H01Q3/26—Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system varying the relative phase or relative amplitude of energisation between two or more active radiating elements; varying the distribution of energy across a radiating aperture
- H01Q3/2605—Array of radiating elements provided with a feedback control over the element weights, e.g. adaptive arrays
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q3/00—Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system
- H01Q3/26—Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system varying the relative phase or relative amplitude of energisation between two or more active radiating elements; varying the distribution of energy across a radiating aperture
- H01Q3/30—Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system varying the relative phase or relative amplitude of energisation between two or more active radiating elements; varying the distribution of energy across a radiating aperture varying the relative phase between the radiating elements of an array
- H01Q3/34—Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system varying the relative phase or relative amplitude of energisation between two or more active radiating elements; varying the distribution of energy across a radiating aperture varying the relative phase between the radiating elements of an array by electrical means
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/189—High frequency amplifiers, e.g. radio frequency amplifiers
- H03F3/19—High frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/24—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/24—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages
- H03F3/245—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages with semiconductor devices only
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/02—Transmitters
- H04B1/04—Circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/38—Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
- H04B1/40—Circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B7/00—Radio transmission systems, i.e. using radiation field
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q1/00—Details of, or arrangements associated with, antennas
- H01Q1/12—Supports; Mounting means
- H01Q1/22—Supports; Mounting means by structural association with other equipment or articles
- H01Q1/24—Supports; Mounting means by structural association with other equipment or articles with receiving set
- H01Q1/241—Supports; Mounting means by structural association with other equipment or articles with receiving set used in mobile communications, e.g. GSM
- H01Q1/242—Supports; Mounting means by structural association with other equipment or articles with receiving set used in mobile communications, e.g. GSM specially adapted for hand-held use
- H01Q1/243—Supports; Mounting means by structural association with other equipment or articles with receiving set used in mobile communications, e.g. GSM specially adapted for hand-held use with built-in antennas
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/129—Indexing scheme relating to amplifiers there being a feedback over the complete amplifier
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/426—Indexing scheme relating to amplifiers the amplifier comprising circuitry for protection against overload
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/451—Indexing scheme relating to amplifiers the amplifier being a radio frequency amplifier
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/462—Indexing scheme relating to amplifiers the current being sensed
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/471—Indexing scheme relating to amplifiers the voltage being sensed
Definitions
- the present disclosure relates generally to protecting power amplifiers that drive phased array antenna systems employed in telecommunications equipment such as smartphones.
- phased array antennas are envisioned as key components needed to meet these increased demands.
- a difficult problem has arisen in protecting power amplifiers that drive phased array antennas.
- the problem is at least caused in part by chaotic antenna impedance fluctuations as a user varies the placement of his body relative to a phased array antenna included in a cellular handset.
- the chaotic antenna impedance fluctuations may in turn cause voltage standing wave ratios (VSWRs) that are high enough to damage radio frequency power amplifiers driving the phased array antenna.
- VSWRs voltage standing wave ratios
- What is needed is a phased array antenna system that protects radio frequency power amplifiers that drive phased array antennas from damage that may result from high VSWRs.
- a phased array antenna system having a plurality of antenna elements arranged into an array is disclosed.
- Each of a plurality of amplifier circuitries has an output terminal coupled to a corresponding one of the plurality of antenna elements and includes a power amplifier having a control terminal coupled to an input terminal.
- the power amplifier has a first current terminal coupled to the output terminal and a second current terminal coupled to a fixed voltage node.
- a current limiter having a bias terminal coupled to the control terminal of the power amplifier to adjust a bias point of the power amplifier to limit current flowing through the first current terminal and the second current terminal to within a predetermined current range.
- Some embodiments also include a voltage limiter to limit voltage amplitude at the output terminal.
- FIG. 1 is a diagram of a related-art phased array antenna that may be included in a fifth-generation cellular handset.
- FIG. 2 is a diagram of an embodiment of a phased array antenna system 16 that protects power amplifiers driving the plurality of antenna elements 14 from damage that may result from standing wave ratios having high values.
- FIG. 3 is a schematic of a first embodiment of a single-ended version of each one of the plurality of amplifier circuitries having a current limiter and a voltage limiter in accordance with the present disclosure.
- FIG. 4 is a schematic of a second embodiment of a single-ended version of each one of the plurality of amplifier circuitries that further includes an overcurrent detector and an overvoltage detector in accordance with the present disclosure.
- FIG. 5 is a diagram of an exemplary cellular handset having a controller that is configured to switch between a first phased array antenna system and a second phased array antenna system based upon flags generated by the overcurrent detector and/or the overvoltage detector depicted in FIG. 4 .
- FIG. 6 is a schematic of an embodiment of a differential version of each one of the plurality of amplifier circuitries in accordance with the present disclosure.
- FIG. 1 is a diagram of a related-art phased array antenna 10 that may be included in a fifth-generation (5G) cellular handset.
- the related-art phased array antenna 10 has a substrate 12 onto which a plurality of antenna elements 14 are arranged into a rectangular array. Centers of the antenna elements 14 are spaced apart by fractions of a wavelength A of a desired emission from the related-art phased array antenna 10 .
- the related-art phased array antenna 10 is a 5G millimeter-wave array. Compared with a typical 4G antenna system, there is relatively little loss of power between a power amplifier driving the related-art phased array antenna 10 and the related-art phased array antenna 10 because there are typically no intervening lossy elements present.
- phased array antenna system that protects power amplifiers driving the plurality of antenna elements 14 from damage that may result from high SWRs is needed.
- FIG. 2 is a diagram of an embodiment of a phased array antenna system 16 that protects power amplifiers driving a plurality of antenna elements 14 ( FIG. 1 ) from damage that may result from high SWRs.
- the phased array antenna system 16 has an array of antenna elements 18 and a plurality of amplifier circuitries 20 .
- Each of the plurality of amplifier circuitries 20 has a power amplifier 22 coupled between an input terminal 24 for receiving a radio frequency (RF) signal to be amplified and an output terminal 26 coupled to a corresponding one of the array of antenna elements 18 for transmitting an amplified version of the RF signal from the corresponding one of the array of antenna elements 18 .
- RF radio frequency
- each of the plurality of amplifier circuitries 20 is a current limiter 28 having a bias terminal 30 coupled to the power amplifier 22 .
- the current limiter 28 may be supplied from a supply voltage node 32 labeled VCC that provides power to the power amplifier 22 .
- VCC supply voltage node 32 labeled VCC
- the current limiter 28 is configured to actively lower current flowing through the power amplifier 22 whenever the current limiter 28 senses that current flowing through the power amplifier 22 exceeds a predetermined current range.
- the predetermined current range is from 5 A to 5.5 A.
- the predetermined current range can be different for different power amplifier technologies.
- Each of the plurality of amplifier circuitries 20 may also include a voltage limiter 34 coupled between the output terminal 26 and ground.
- the voltage limiter 34 is configured to limit voltage across the power amplifier 22 whenever the voltage across the power amplifier 22 exceeds a predetermined voltage level.
- FIG. 3 is a schematic of a first embodiment of a single-ended version of each one of the plurality of amplifier circuitries 20 detailing versions of the power amplifier 22 , the current limiter 28 , and the voltage limiter 34 in accordance with the present disclosure.
- the power amplifier 22 is made up of a plurality of bipolar junction transistors Q 1 , Q 2 , Q 3 , through QN coupled in parallel and configured to amplify RF signals having wavelengths between 3 centimeters and 15 centimeters.
- the power amplifier 22 has a control terminal 38 coupled to the bias terminal 30 .
- the control terminal 38 is also coupled to the input terminal 24 through a first capacitor C 1 and a first inductor L 1 coupled in series with first capacitor C 1 thereby forming a resonant circuit.
- the power amplifier 22 has a first current terminal 40 coupled to the output terminal 26 and a second current terminal 42 coupled to the fixed voltage node 36 , which in this exemplary embodiment is at ground potential.
- the output terminal 26 is in turn coupled to a corresponding one of the array of antenna elements 18 .
- the first current terminal 40 is also coupled to the supply voltage node 32 through an RF choke inductor L 2 .
- the current limiter 28 includes bias circuitry 44 that provides an operating point bias for the power amplifier 22 .
- a first current source 46 is configured to generate a mirror voltage V MIR at a first reference node 48 of a double diode stack made up of a first diode-connected transistor 50 coupled in series with a second diode-connected transistor 52 .
- the mirror voltage V MIR is produced as a portion of a first reference current I REF1 flows through the first diode-connected transistor 50 and the second-diode connected transistor 52 .
- a bias transistor 54 has a first base terminal 56 coupled to the first reference node 48 , a first collector terminal 58 coupled to the supply voltage node 32 , and a first emitter terminal 60 coupled to the bias terminal 30 .
- a direct current (DC) bias current I BIAS that is emitted from the first emitter terminal 60 establishes an operating point for the power amplifier 22 .
- the current limiter 28 of the exemplary embodiment of FIG. 3 also includes a sense transistor 62 having a second base terminal 64 coupled to the control terminal 38 of the power amplifier 22 .
- a second emitter terminal 66 is coupled to the fixed voltage node 36 , which in this case is at ground potential.
- a second collector terminal 68 is coupled through a first resistor R 1 to the first current terminal 40 of the power amplifier 22 .
- a first comparator 70 having a feedback output terminal 72 , an inverting input terminal 74 , and a non-inverting input terminal 76 .
- a second resistor R 2 couples the inverting input terminal 74 to the second collector terminal 68 of the power amplifier 22 .
- a second capacitor C 2 couples between the inverting input terminal 74 and ground.
- the second resistor R 2 and the second capacitor C 2 realize a low-pass filter that during operation provides a sense voltage V SEN at the inverting input terminal 74 .
- the sense voltage V SEN is a DC voltage that is proportional to the RF signal voltage at the first current terminal 40 with respect to the fixed voltage node 36 .
- a second current source 78 is coupled between the non-inverting input terminal 76 and ground.
- a third resistor R 3 couples the non-inverting input terminal 76 and second current source 78 to the supply voltage node 32 .
- a first reference voltage V REF1 is applied to the non-inverting input terminal 76 as a second reference current I REF2 flows through the third resistor R 3 .
- a third current source 80 that is coupled between the first reference node 48 and ground.
- the third current source 80 is controlled by a feedback signal output from the feedback output terminal 72 .
- the feedback signal may be either current or voltage depending on the type of controlled current source the third current source 80 is, which may be either a current-controlled type or a voltage-controlled type. Either type of controlled current source is employable with the present disclosure.
- the bias transistor 54 In response to the lower mirror voltage V MIR , the bias transistor 54 lowers the bias current I BIAS , which lowers the operating point of the power amplifier 22 to limit the current flowing through the power amplifier 22 to a predetermined safe level.
- the value to which the current flowing through the power amplifier 22 is limited is relatively easily set by the resistance value chosen for the third resistor R 3 .
- the voltage limiter 34 is made up of a first branch 82 of series-connected diodes coupled in anti-parallel with a second branch 84 of series-connected diodes. Each diode provides from 0.5 V to 0.7 V of voltage drop. In at least one embodiment, a number of diodes selected for each of the first branch 82 and the second branch 84 is nine diodes. Therefore, during operation, in that particular embodiment, a maximum voltage across the power amplifier 22 from the first current terminal 40 to the second current terminal 42 is limited to from 4.5 V to 6.3 V.
- FIG. 4 is a schematic of a second embodiment of a single-ended version of each one of the plurality of amplifier circuitries 20 that further include an overcurrent detector 86 and an overvoltage detector 88 .
- the overcurrent detector 86 includes a second comparator 90 having a second non-inverting input terminal 92 coupled to the feedback output terminal 72 and a second inverting input terminal 94 that receives a second reference voltage V REF2 and an overcurrent flag terminal 96 .
- the second reference voltage V REF2 is a fixed voltage having a voltage level set to a value that causes the second comparator 90 to output a high current flag signal to external circuitry if current flowing through the power amplifier 22 becomes excessive during operation.
- the overvoltage detector 88 includes a fourth resistor R 4 coupled between the voltage limiter 34 and ground.
- a relatively small sample of RF voltage appearing at the output terminal 26 appears across the fourth resistor R 4 during operation if excessive voltage is limited by the voltage limiter 34 .
- a negative rectification circuit 98 and a positive rectification circuit 100 are coupled from a node between the fourth resistor R 4 and the voltage limiter 34 to ground.
- the negative rectification circuit 98 is made up of a first rectifier diode 102 coupled in series with a third capacitor C 3 .
- a high negative voltage flag signal V HIGHN is output from negative flag terminal 104 at a node between the first rectifier diode 102 and the third capacitor C 3 . During operation a negative DC voltage appears across the third capacitor C 3 and thus appears at the negative flag terminal 104 that is available to external circuitry.
- the positive rectification circuit 100 is made up of a second rectifier diode 106 coupled in series with a fourth capacitor C 4 .
- a high positive voltage flag signal V HIGHP is output from positive flag terminal 108 at a node between the second rectifier diode 106 and the fourth capacitor C 4 . During operation a positive DC voltage appears across the fourth capacitor C 4 and thus appears at the positive flag terminal 108 .
- External circuitry may respond to any or all of the high current signal flag, the high negative voltage flag signal V HIGHN , and the high positive voltage flag signal V HIGHP to take further action to protect the power amplifier 22 and/or take some other action that enhances performance of a wireless communication device employing one or more of the phased array antenna systems 16 .
- FIG. 5 is a diagram of an exemplary embodiment of a wireless communication device 110 having a controller 112 and memory 114 that is configured to switch between a first phased array antenna system 16 A and a second phased array antenna system 16 B based upon flags generated by the overcurrent detector 86 and/or the overvoltage detector 88 depicted in FIG. 4 .
- the controller 112 may be a digital baseband processor typically found in cellular handsets.
- the controller 112 may communicate with the memory 114 , the first phased array antenna system 16 A and the second phased array antenna system 16 B over a communication bus 116 such as a radio frequency front-end bus.
- a person's hand is hovering over the first phased array antenna system 16 A, which causes a poor standing wave ratio to occur for at least some of the plurality of amplifier circuitries 20 .
- each power amplifier 22 ( FIG. 3 ) included in the first phased array antenna system 16 A may experience excess voltage and excess current.
- the controller 112 polls states for high current signal flag signals, high negative voltage flag signals V HIGHN , and high positive voltage flag signals V HIGHP for each of the plurality of amplifier circuitries 20 of each of the first phased array antenna system 16 A and the second phased array antenna system 16 B.
- the controller 112 stores the states in memory locations of the memory 114 corresponding to the first phased array antenna system 16 A and the second phased array antenna system 16 B.
- the controller 112 examines the states, which can be logic 0 for no excess current and/or voltage or logic 1 for excessive current and/or voltage and determine whether communication transmissions should be switched from the first phased array antenna system 16 A to the second phased array antenna system 16 B.
- the controller 112 continuously polls, stores, and determines from the states stored in the memory 114 which of the first phased array antenna system 16 A or the second phased array antenna system 16 B will have a better transmit performance and switches to the one determined to have a better potential transmit performance. For example, the controller 112 would switch back to the first phased array antenna system 16 A if the person's hand shifted from covering the first phased array antenna system 16 A to covering the second phased array antenna system 16 B.
- FIG. 6 is a schematic of an exemplary embodiment of a differential version of each one of the plurality of amplifier circuitries 20 having the current limiter 28 and voltage limiter 34 and a voltage limiter 34 ′ in accordance with the present disclosure.
- Like elements depicted in FIG. 6 with element numbers having a prime symbol are duplicates of elements having the same element number without a prime symbol.
- a power amplifier 22 ′ is a duplicate of the power amplifier 22 .
- a first RF transformer 118 couples the input terminal 24 to the control terminals 38 and 38 ′ of the power amplifiers 22 and 22 ′, respectively.
- a second RF transformer 120 couples the first current terminals 40 and 40 ′ for the power amplifiers 22 and 22 ′ to the output terminal 26 .
- a fifth capacitor C 5 couples from a center tap of a primary side of the second RF transformer 120 to ground to provide filtering for the second reference current I REF2 .
- the bias transistors 54 and 54 ′ In response to the lower mirror voltage V MIR , the bias transistors 54 and 54 ′ lower the bias current I BIAS and a bias current I BIAS ′, which lowers the operating point of the power amplifier 22 and the power amplifier 22 ′ to limit the current flowing through the power amplifier 22 and the power amplifier 22 ′ to a predetermined safe level.
- the value to which the current flowing through the power amplifier 22 and the power amplifier 22 ′ is limited is relatively easily set by the resistance value chosen for the third resistor R 3 .
- a voltage limiter 34 ′ operates identical to the voltage limiter 34 .
- the differential version of each one of the plurality of amplifier circuitries 20 may further include the overcurrent detector 86 and the overvoltage detector 88 depicted in FIG. 4 .
Abstract
Description
- This application is a divisional of U.S. patent application Ser. No. 16/195,894, filed Nov. 20, 2018, which is a divisional of U.S. patent application Ser. No. 15/935,081, filed Mar. 26, 2018, now U.S. Pat. No. 10,187,019, the disclosures of which are hereby incorporated herein by reference in their entireties.
- This application is related to U.S. patent application Ser. No. 14/933,552, filed Nov. 5, 2015, which claims priority to provisional patent application Ser. No. 62/077,481, filed Nov. 10, 2014, the disclosures of which are hereby incorporated herein by reference in their entireties.
- The present disclosure relates generally to protecting power amplifiers that drive phased array antenna systems employed in telecommunications equipment such as smartphones.
- Development of fifth-generation (5G) wireless networks with higher modulation bandwidth and data rates has increased demands on cellular handset technology. For example, phased array antennas are envisioned as key components needed to meet these increased demands. However, a difficult problem has arisen in protecting power amplifiers that drive phased array antennas. The problem is at least caused in part by chaotic antenna impedance fluctuations as a user varies the placement of his body relative to a phased array antenna included in a cellular handset. The chaotic antenna impedance fluctuations may in turn cause voltage standing wave ratios (VSWRs) that are high enough to damage radio frequency power amplifiers driving the phased array antenna. What is needed is a phased array antenna system that protects radio frequency power amplifiers that drive phased array antennas from damage that may result from high VSWRs.
- A phased array antenna system having a plurality of antenna elements arranged into an array is disclosed. Each of a plurality of amplifier circuitries has an output terminal coupled to a corresponding one of the plurality of antenna elements and includes a power amplifier having a control terminal coupled to an input terminal. The power amplifier has a first current terminal coupled to the output terminal and a second current terminal coupled to a fixed voltage node. Further included in each of the plurality of amplifier circuitries is a current limiter having a bias terminal coupled to the control terminal of the power amplifier to adjust a bias point of the power amplifier to limit current flowing through the first current terminal and the second current terminal to within a predetermined current range. Some embodiments also include a voltage limiter to limit voltage amplitude at the output terminal.
- Those skilled in the art will appreciate the scope of the present disclosure and realize additional aspects thereof after reading the following detailed description of the preferred embodiments in association with the accompanying drawing figures.
- The accompanying drawing figures incorporated in and forming a part of this specification illustrate several aspects of the disclosure and, together with the description, serve to explain the principles of the disclosure.
-
FIG. 1 is a diagram of a related-art phased array antenna that may be included in a fifth-generation cellular handset. -
FIG. 2 is a diagram of an embodiment of a phasedarray antenna system 16 that protects power amplifiers driving the plurality ofantenna elements 14 from damage that may result from standing wave ratios having high values. -
FIG. 3 is a schematic of a first embodiment of a single-ended version of each one of the plurality of amplifier circuitries having a current limiter and a voltage limiter in accordance with the present disclosure. -
FIG. 4 is a schematic of a second embodiment of a single-ended version of each one of the plurality of amplifier circuitries that further includes an overcurrent detector and an overvoltage detector in accordance with the present disclosure. -
FIG. 5 is a diagram of an exemplary cellular handset having a controller that is configured to switch between a first phased array antenna system and a second phased array antenna system based upon flags generated by the overcurrent detector and/or the overvoltage detector depicted inFIG. 4 . -
FIG. 6 is a schematic of an embodiment of a differential version of each one of the plurality of amplifier circuitries in accordance with the present disclosure. - The embodiments set forth below represent the necessary information to enable those skilled in the art to practice the embodiments and illustrate the best mode of practicing the embodiments. Upon reading the following description in light of the accompanying drawing figures, those skilled in the art will understand the concepts of the disclosure and will recognize applications of these concepts not particularly addressed herein. It should be understood that these concepts and applications fall within the scope of the disclosure and the accompanying claims.
- It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of the present disclosure. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
- It will be understood that when an element such as a layer, region, or substrate is referred to as being “on” or extending “onto” another element, it can be directly on or extend directly onto the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or extending “directly onto” another element, there are no intervening elements present. Likewise, it will be understood that when an element such as a layer, region, or substrate is referred to as being “over” or extending “over” another element, it can be directly over or extend directly over the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly over” or extending “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.
- Relative terms such as “below” or “above” or “upper” or “lower” or “horizontal” or “vertical” may be used herein to describe a relationship of one element, layer, or region to another element, layer, or region as illustrated in the Figures. It will be understood that these terms and those discussed above are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the disclosure. As used herein, the singular forms “a,” “an,” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises,” “comprising,” “includes,” and/or “including” when used herein specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
- Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this disclosure belongs. It will be further understood that terms used herein should be interpreted as having a meaning that is consistent with their meaning in the context of this specification and the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
-
FIG. 1 is a diagram of a related-artphased array antenna 10 that may be included in a fifth-generation (5G) cellular handset. The related-artphased array antenna 10 has asubstrate 12 onto which a plurality ofantenna elements 14 are arranged into a rectangular array. Centers of theantenna elements 14 are spaced apart by fractions of a wavelength A of a desired emission from the related-artphased array antenna 10. In this case, the related-artphased array antenna 10 is a 5G millimeter-wave array. Compared with a typical 4G antenna system, there is relatively little loss of power between a power amplifier driving the related-artphased array antenna 10 and the related-artphased array antenna 10 because there are typically no intervening lossy elements present. As a result, power amplifiers driving the plurality ofantenna elements 14 are vulnerable to damage from excessive current and voltage when the plurality ofantenna elements 14 is obstructed such that a poor (i.e., high) standing wave ratio (SWR) is experienced by the related-artphased array antenna 10. Therefore, a phased array antenna system that protects power amplifiers driving the plurality ofantenna elements 14 from damage that may result from high SWRs is needed. - In this regard,
FIG. 2 is a diagram of an embodiment of a phasedarray antenna system 16 that protects power amplifiers driving a plurality of antenna elements 14 (FIG. 1 ) from damage that may result from high SWRs. The phasedarray antenna system 16 has an array ofantenna elements 18 and a plurality ofamplifier circuitries 20. Each of the plurality ofamplifier circuitries 20 has apower amplifier 22 coupled between aninput terminal 24 for receiving a radio frequency (RF) signal to be amplified and anoutput terminal 26 coupled to a corresponding one of the array ofantenna elements 18 for transmitting an amplified version of the RF signal from the corresponding one of the array ofantenna elements 18. - Further included in each of the plurality of
amplifier circuitries 20 is acurrent limiter 28 having abias terminal 30 coupled to thepower amplifier 22. Thecurrent limiter 28 may be supplied from asupply voltage node 32 labeled VCC that provides power to thepower amplifier 22. In general, thecurrent limiter 28 is configured to actively lower current flowing through thepower amplifier 22 whenever thecurrent limiter 28 senses that current flowing through thepower amplifier 22 exceeds a predetermined current range. For example, in at least one embodiment the predetermined current range is from 5 A to 5.5 A. However, it is to be understood that the predetermined current range can be different for different power amplifier technologies. - Each of the plurality of
amplifier circuitries 20 may also include avoltage limiter 34 coupled between theoutput terminal 26 and ground. In general, thevoltage limiter 34 is configured to limit voltage across thepower amplifier 22 whenever the voltage across thepower amplifier 22 exceeds a predetermined voltage level. -
FIG. 3 is a schematic of a first embodiment of a single-ended version of each one of the plurality ofamplifier circuitries 20 detailing versions of thepower amplifier 22, thecurrent limiter 28, and thevoltage limiter 34 in accordance with the present disclosure. In this exemplary embodiment, thepower amplifier 22 is made up of a plurality of bipolar junction transistors Q1, Q2, Q3, through QN coupled in parallel and configured to amplify RF signals having wavelengths between 3 centimeters and 15 centimeters. Thepower amplifier 22 has acontrol terminal 38 coupled to thebias terminal 30. Thecontrol terminal 38, in this exemplary embodiment, is also coupled to theinput terminal 24 through a first capacitor C1 and a first inductor L1 coupled in series with first capacitor C1 thereby forming a resonant circuit. Thepower amplifier 22 has a firstcurrent terminal 40 coupled to theoutput terminal 26 and a secondcurrent terminal 42 coupled to the fixedvoltage node 36, which in this exemplary embodiment is at ground potential. Theoutput terminal 26 is in turn coupled to a corresponding one of the array ofantenna elements 18. In this exemplary embodiment, the firstcurrent terminal 40 is also coupled to thesupply voltage node 32 through an RF choke inductor L2. - In the exemplary embodiment of
FIG. 3 , thecurrent limiter 28 includesbias circuitry 44 that provides an operating point bias for thepower amplifier 22. In this example, a firstcurrent source 46 is configured to generate a mirror voltage VMIR at afirst reference node 48 of a double diode stack made up of a first diode-connectedtransistor 50 coupled in series with a second diode-connectedtransistor 52. During operation, the mirror voltage VMIR is produced as a portion of a first reference current IREF1 flows through the first diode-connectedtransistor 50 and the second-diode connectedtransistor 52. Abias transistor 54 has afirst base terminal 56 coupled to thefirst reference node 48, afirst collector terminal 58 coupled to thesupply voltage node 32, and afirst emitter terminal 60 coupled to thebias terminal 30. In operation, a direct current (DC) bias current IBIAS that is emitted from thefirst emitter terminal 60 establishes an operating point for thepower amplifier 22. - The
current limiter 28 of the exemplary embodiment ofFIG. 3 also includes asense transistor 62 having asecond base terminal 64 coupled to thecontrol terminal 38 of thepower amplifier 22. Asecond emitter terminal 66 is coupled to the fixedvoltage node 36, which in this case is at ground potential. Asecond collector terminal 68 is coupled through a first resistor R1 to the firstcurrent terminal 40 of thepower amplifier 22. - Further included is a
first comparator 70 having afeedback output terminal 72, an invertinginput terminal 74, and anon-inverting input terminal 76. A second resistor R2 couples the invertinginput terminal 74 to thesecond collector terminal 68 of thepower amplifier 22. A second capacitor C2 couples between the invertinginput terminal 74 and ground. The second resistor R2 and the second capacitor C2 realize a low-pass filter that during operation provides a sense voltage VSEN at the invertinginput terminal 74. During operation, the sense voltage VSEN is a DC voltage that is proportional to the RF signal voltage at the firstcurrent terminal 40 with respect to the fixedvoltage node 36. - Also, in the exemplary embodiment, a second
current source 78 is coupled between thenon-inverting input terminal 76 and ground. A third resistor R3 couples thenon-inverting input terminal 76 and secondcurrent source 78 to thesupply voltage node 32. During operation a first reference voltage VREF1 is applied to thenon-inverting input terminal 76 as a second reference current IREF2 flows through the third resistor R3. - Further included is a third
current source 80 that is coupled between thefirst reference node 48 and ground. The thirdcurrent source 80 is controlled by a feedback signal output from thefeedback output terminal 72. The feedback signal may be either current or voltage depending on the type of controlled current source the thirdcurrent source 80 is, which may be either a current-controlled type or a voltage-controlled type. Either type of controlled current source is employable with the present disclosure. - During operation, excessive current flow through the
power amplifier 22 causes collector voltage of thesense transistor 62 to drop and result in the sense voltage VSEN dropping below the first reference voltage VREF1. In response, the feedback signal output from thefeedback output terminal 72 transitions from a lower value to a higher value. The higher value of the feedback signal causes a control current ICON1 that flows through the thirdcurrent source 80 to increase. In turn, the mirror voltage VMIR decreases as a smaller portion of the first reference current IREF1 flows through the first diode-connectedtransistor 50 and the second diode-connectedtransistor 52. In response to the lower mirror voltage VMIR, thebias transistor 54 lowers the bias current IBIAS, which lowers the operating point of thepower amplifier 22 to limit the current flowing through thepower amplifier 22 to a predetermined safe level. The value to which the current flowing through thepower amplifier 22 is limited is relatively easily set by the resistance value chosen for the third resistor R3. - In the exemplary embodiment of
FIG. 3 , thevoltage limiter 34 is made up of afirst branch 82 of series-connected diodes coupled in anti-parallel with asecond branch 84 of series-connected diodes. Each diode provides from 0.5 V to 0.7 V of voltage drop. In at least one embodiment, a number of diodes selected for each of thefirst branch 82 and thesecond branch 84 is nine diodes. Therefore, during operation, in that particular embodiment, a maximum voltage across thepower amplifier 22 from the firstcurrent terminal 40 to the secondcurrent terminal 42 is limited to from 4.5 V to 6.3 V. -
FIG. 4 is a schematic of a second embodiment of a single-ended version of each one of the plurality ofamplifier circuitries 20 that further include anovercurrent detector 86 and anovervoltage detector 88. In the exemplary embodiment ofFIG. 4 , theovercurrent detector 86 includes asecond comparator 90 having a secondnon-inverting input terminal 92 coupled to thefeedback output terminal 72 and a secondinverting input terminal 94 that receives a second reference voltage VREF2 and anovercurrent flag terminal 96. The second reference voltage VREF2 is a fixed voltage having a voltage level set to a value that causes thesecond comparator 90 to output a high current flag signal to external circuitry if current flowing through thepower amplifier 22 becomes excessive during operation. - In the exemplary embodiment of
FIG. 4 , theovervoltage detector 88 includes a fourth resistor R4 coupled between thevoltage limiter 34 and ground. A relatively small sample of RF voltage appearing at theoutput terminal 26 appears across the fourth resistor R4 during operation if excessive voltage is limited by thevoltage limiter 34. Anegative rectification circuit 98 and a positive rectification circuit 100 are coupled from a node between the fourth resistor R4 and thevoltage limiter 34 to ground. In the exemplary embodiment ofFIG. 4 , thenegative rectification circuit 98 is made up of afirst rectifier diode 102 coupled in series with a third capacitor C3. A high negative voltage flag signal VHIGHN is output fromnegative flag terminal 104 at a node between thefirst rectifier diode 102 and the third capacitor C3. During operation a negative DC voltage appears across the third capacitor C3 and thus appears at thenegative flag terminal 104 that is available to external circuitry. Moreover, the positive rectification circuit 100 is made up of asecond rectifier diode 106 coupled in series with a fourth capacitor C4. A high positive voltage flag signal VHIGHP is output frompositive flag terminal 108 at a node between thesecond rectifier diode 106 and the fourth capacitor C4. During operation a positive DC voltage appears across the fourth capacitor C4 and thus appears at thepositive flag terminal 108. External circuitry may respond to any or all of the high current signal flag, the high negative voltage flag signal VHIGHN, and the high positive voltage flag signal VHIGHP to take further action to protect thepower amplifier 22 and/or take some other action that enhances performance of a wireless communication device employing one or more of the phasedarray antenna systems 16. - In this regard,
FIG. 5 is a diagram of an exemplary embodiment of awireless communication device 110 having acontroller 112 andmemory 114 that is configured to switch between a first phased array antenna system 16A and a second phasedarray antenna system 16B based upon flags generated by theovercurrent detector 86 and/or theovervoltage detector 88 depicted inFIG. 4 . Thecontroller 112 may be a digital baseband processor typically found in cellular handsets. Moreover, thecontroller 112 may communicate with thememory 114, the first phased array antenna system 16A and the second phasedarray antenna system 16B over acommunication bus 116 such as a radio frequency front-end bus. - In this example, a person's hand is hovering over the first phased array antenna system 16A, which causes a poor standing wave ratio to occur for at least some of the plurality of
amplifier circuitries 20. As a result, each power amplifier 22 (FIG. 3 ) included in the first phased array antenna system 16A may experience excess voltage and excess current. During operation, thecontroller 112 polls states for high current signal flag signals, high negative voltage flag signals VHIGHN, and high positive voltage flag signals VHIGHP for each of the plurality ofamplifier circuitries 20 of each of the first phased array antenna system 16A and the second phasedarray antenna system 16B. Thecontroller 112 stores the states in memory locations of thememory 114 corresponding to the first phased array antenna system 16A and the second phasedarray antenna system 16B. Afterwards, thecontroller 112 examines the states, which can be logic 0 for no excess current and/or voltage or logic 1 for excessive current and/or voltage and determine whether communication transmissions should be switched from the first phased array antenna system 16A to the second phasedarray antenna system 16B. Thecontroller 112 continuously polls, stores, and determines from the states stored in thememory 114 which of the first phased array antenna system 16A or the second phasedarray antenna system 16B will have a better transmit performance and switches to the one determined to have a better potential transmit performance. For example, thecontroller 112 would switch back to the first phased array antenna system 16A if the person's hand shifted from covering the first phased array antenna system 16A to covering the second phasedarray antenna system 16B. -
FIG. 6 is a schematic of an exemplary embodiment of a differential version of each one of the plurality ofamplifier circuitries 20 having thecurrent limiter 28 andvoltage limiter 34 and avoltage limiter 34′ in accordance with the present disclosure. Like elements depicted inFIG. 6 with element numbers having a prime symbol are duplicates of elements having the same element number without a prime symbol. For example, apower amplifier 22′ is a duplicate of thepower amplifier 22. In the exemplary embodiment of the differential version of each one of the plurality ofamplifier circuitries 20, afirst RF transformer 118 couples theinput terminal 24 to thecontrol terminals power amplifiers second RF transformer 120 couples the firstcurrent terminals power amplifiers output terminal 26. A fifth capacitor C5 couples from a center tap of a primary side of thesecond RF transformer 120 to ground to provide filtering for the second reference current IREF2. - During operation, excessive current flow through the
power amplifier 22 and/or thepower amplifier 22′ causes collector voltage of thesense transistor 62 and/or asense transistor 62′ to drop and results in the sense voltage VSEN dropping below the first reference voltage VREF1. In response, the feedback signal output from thefeedback output terminal 72 transitions from a lower value to a higher value. The higher value of the feedback signal causes a control current ICON1 that flows through the thirdcurrent source 80 to increase. In turn, the mirror voltage VMIR decreases as a smaller portion of the first reference current IREF1 flows through the first diode-connectedtransistor 50 and the second diode-connectedtransistor 52. In response to the lower mirror voltage VMIR, thebias transistors power amplifier 22 and thepower amplifier 22′ to limit the current flowing through thepower amplifier 22 and thepower amplifier 22′ to a predetermined safe level. The value to which the current flowing through thepower amplifier 22 and thepower amplifier 22′ is limited is relatively easily set by the resistance value chosen for the third resistor R3. Avoltage limiter 34′ operates identical to thevoltage limiter 34. Moreover, the differential version of each one of the plurality ofamplifier circuitries 20 may further include theovercurrent detector 86 and theovervoltage detector 88 depicted inFIG. 4 . - Those skilled in the art will recognize improvements and modifications to the preferred embodiments of the present disclosure. All such improvements and modifications are considered within the scope of the concepts disclosed herein and the claims that follow.
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/373,776 US10447213B1 (en) | 2018-03-26 | 2019-04-03 | Phased array antenna system |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/935,081 US10187019B1 (en) | 2018-03-26 | 2018-03-26 | Phased array antenna system |
US16/195,894 US10425047B1 (en) | 2018-03-26 | 2018-11-20 | Phased array antenna system |
US16/373,776 US10447213B1 (en) | 2018-03-26 | 2019-04-03 | Phased array antenna system |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/195,894 Division US10425047B1 (en) | 2018-03-26 | 2018-11-20 | Phased array antenna system |
Publications (2)
Publication Number | Publication Date |
---|---|
US20190296698A1 true US20190296698A1 (en) | 2019-09-26 |
US10447213B1 US10447213B1 (en) | 2019-10-15 |
Family
ID=65011544
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/935,081 Active US10187019B1 (en) | 2018-03-26 | 2018-03-26 | Phased array antenna system |
US16/195,894 Active US10425047B1 (en) | 2018-03-26 | 2018-11-20 | Phased array antenna system |
US16/373,776 Active US10447213B1 (en) | 2018-03-26 | 2019-04-03 | Phased array antenna system |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/935,081 Active US10187019B1 (en) | 2018-03-26 | 2018-03-26 | Phased array antenna system |
US16/195,894 Active US10425047B1 (en) | 2018-03-26 | 2018-11-20 | Phased array antenna system |
Country Status (2)
Country | Link |
---|---|
US (3) | US10187019B1 (en) |
CN (1) | CN110364825B (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI639299B (en) * | 2017-08-02 | 2018-10-21 | 立積電子股份有限公司 | Current compensation circuit |
US10187019B1 (en) | 2018-03-26 | 2019-01-22 | Qorvo Us, Inc. | Phased array antenna system |
US11495890B2 (en) * | 2020-05-08 | 2022-11-08 | Qualcomm Incorporated | Power amplifier control with an antenna array |
Family Cites Families (52)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5861843A (en) | 1997-12-23 | 1999-01-19 | Hughes Electronics Corporation | Phase array calibration orthogonal phase sequence |
CN1248440C (en) * | 2001-11-22 | 2006-03-29 | 中兴通讯股份有限公司 | Outer loop power control method in CDMA system |
US7298344B2 (en) * | 2002-05-20 | 2007-11-20 | Raytheon Company | Series fed amplified antenna reflect array |
US6928281B2 (en) * | 2002-12-12 | 2005-08-09 | Visteon Global Technologies, Inc. | Active antenna system with fault detection |
US7782827B2 (en) * | 2003-03-28 | 2010-08-24 | Nortel Networks Limited | Method and apparatus for processing multiple common frequency signals through a single cable using circulators |
US7248120B2 (en) * | 2004-06-23 | 2007-07-24 | Peregrine Semiconductor Corporation | Stacked transistor method and apparatus |
US7724189B2 (en) | 2004-11-24 | 2010-05-25 | Agilent Technologies, Inc. | Broadband binary phased antenna |
US7873335B2 (en) * | 2004-11-29 | 2011-01-18 | Nxp B.V. | Current limiting circuit for RF power amplifier |
US7486936B2 (en) * | 2005-07-29 | 2009-02-03 | Broadcom Corporation | Over-current protection in linear regulators |
EP1969388A1 (en) * | 2005-09-23 | 2008-09-17 | California Institute Of Technology | A mm-WAVE FULLY INTEGRATED PHASED ARRAY RECEIVER AND TRANSMITTER WITH ON CHIP ANTENNAS |
US7693494B2 (en) * | 2005-12-06 | 2010-04-06 | Texas Instruments Incorporated | High dynamic range pre-power amplifier incorporating digital attenuator |
WO2007083430A1 (en) * | 2006-01-20 | 2007-07-26 | Matsushita Electric Industrial Co., Ltd. | Antenna built-in module, card type information device and methods for manufacturing them |
US20070188384A1 (en) | 2006-02-14 | 2007-08-16 | Accton Technology Corporation | Co-construction with antenna and EMI shield |
US7792506B1 (en) * | 2006-10-20 | 2010-09-07 | Triquint Semiconductor, Inc. | Power-control circuit with threshold limiting characteristics |
US7570209B2 (en) | 2007-04-25 | 2009-08-04 | The Boeing Company | Antenna system including a power management and control system |
US20110000970A1 (en) | 2007-08-03 | 2011-01-06 | Avery Dennison Corporation | Encapsulated rfid label, and related methods |
US7894782B2 (en) * | 2007-09-06 | 2011-02-22 | Broadcom Corporation | Multi-input multi-output transceiver with transmit power management based on receiver parameter and method for use therewith |
US8232920B2 (en) | 2008-08-07 | 2012-07-31 | International Business Machines Corporation | Integrated millimeter wave antenna and transceiver on a substrate |
US8103226B2 (en) * | 2008-10-28 | 2012-01-24 | Skyworks Solutions, Inc. | Power amplifier saturation detection |
US8570235B2 (en) | 2010-05-04 | 2013-10-29 | Samsung Electro-Mechanics | Systems and methods for complementary metal-oxide-semiconductor (CMOS) differential antenna switches using multi-section impedance transformations |
US8154345B2 (en) * | 2010-06-03 | 2012-04-10 | Skyworks Solutions, Inc. | Apparatus and method for current sensing using a wire bond |
WO2013050085A1 (en) * | 2011-10-07 | 2013-04-11 | Telefonaktiebolaget L M Ericsson (Publ) | Apparatus and method for use with antenna array |
CN102509899B (en) * | 2011-10-10 | 2014-04-16 | 武汉德威斯电子技术有限公司 | Transmitting-receiving shared antenna applied to high-frequency ground wave radar |
US9002297B2 (en) | 2012-11-06 | 2015-04-07 | Htc Corporation | Mobile device and tunable antenna therein |
US8917210B2 (en) | 2012-11-27 | 2014-12-23 | International Business Machines Corporation | Package structures to improve on-chip antenna performance |
US9812350B2 (en) | 2013-03-06 | 2017-11-07 | Qorvo Us, Inc. | Method of manufacture for a silicon-on-plastic semiconductor device with interfacial adhesion layer |
WO2014152903A2 (en) | 2013-03-14 | 2014-09-25 | Rf Micro Devices, Inc | Envelope tracking power supply voltage dynamic range reduction |
US8928388B2 (en) * | 2013-03-15 | 2015-01-06 | Peregrine Semiconductor Corporation | Self-activating adjustable power limiter |
US9722571B2 (en) * | 2013-05-30 | 2017-08-01 | Mediatek, Inc. | Radio frequency transmitter, power combiners and terminations therefor |
US9948243B2 (en) * | 2013-09-30 | 2018-04-17 | Qorvo Us, Inc. | Reconfigurable load modulation amplifier |
US9973362B2 (en) * | 2014-03-07 | 2018-05-15 | Huawei Technologies Co., Ltd. | Common broadcast channel low PAPR signaling in massive MIMO systems |
WO2015163948A1 (en) * | 2014-04-22 | 2015-10-29 | Hoon Ahn | Power amplifying radiator (par) |
US10224642B2 (en) * | 2014-06-03 | 2019-03-05 | Airrays Gmbh | Modular antenna system |
US9444135B2 (en) | 2014-09-19 | 2016-09-13 | Freescale Semiconductor, Inc. | Integrated circuit package |
US10770802B2 (en) | 2014-11-10 | 2020-09-08 | Qorvo Us, Inc. | Antenna on a device assembly |
US10044379B2 (en) * | 2014-11-19 | 2018-08-07 | Nec Corporation | Transmitter, signal synthesis circuit, and signal synthesis method |
US9698736B2 (en) * | 2014-12-30 | 2017-07-04 | Skyworks Solutions, Inc. | Compression control through power amplifier load adjustment |
US9831906B1 (en) * | 2015-01-28 | 2017-11-28 | Rockwell Collins, Inc. | Active electronically scanned array with power amplifier drain bias tapering |
US20160233580A1 (en) * | 2015-02-06 | 2016-08-11 | Qualcomm Incorporated | Method and apparatus to control the gain of a millimeter wave phased array system |
US10205655B2 (en) * | 2015-07-14 | 2019-02-12 | At&T Intellectual Property I, L.P. | Apparatus and methods for communicating utilizing an antenna array and multiple communication paths |
US9543915B1 (en) * | 2015-08-25 | 2017-01-10 | The Boeing Company | Stacked active RF circuits including in-situ bias monitoring systems and methods |
KR101816242B1 (en) | 2016-02-12 | 2018-01-08 | 주식회사 맵스 | Protection apparatus of wireless communication system and wireless communication system having the protection apparatus |
EP3446407B1 (en) * | 2016-04-19 | 2020-06-03 | Telefonaktiebolaget LM Ericsson (PUBL) | Power control and beamforming with a plurality of power amplifiers |
US10128931B2 (en) * | 2016-07-20 | 2018-11-13 | Kymeta Corporation | Antenna combiner |
US9948242B2 (en) * | 2016-08-02 | 2018-04-17 | Apex Microtechnology, Inc. | Selectable current limiter circuit |
US10230332B2 (en) * | 2016-08-18 | 2019-03-12 | Skyworks Solutions, Inc. | Apparatus and methods for biasing low noise amplifiers |
JP2018042100A (en) * | 2016-09-07 | 2018-03-15 | 株式会社村田製作所 | Transmission module and transmission/reception module |
JP2018050200A (en) * | 2016-09-21 | 2018-03-29 | 株式会社村田製作所 | Power Amplifier Module |
US20180241122A1 (en) * | 2017-02-17 | 2018-08-23 | Space Exploration Technologies Corp. | Distributed phase shifter array system and method |
US10725185B2 (en) | 2017-05-23 | 2020-07-28 | Accord Ideation Private Limited | Sharing of a global navigation satellite system antenna with multiple global navigation satellite system receivers |
US10879852B2 (en) * | 2017-08-08 | 2020-12-29 | Qorvo Us, Inc. | Power management circuit and related radio frequency front-end circuit |
US10187019B1 (en) | 2018-03-26 | 2019-01-22 | Qorvo Us, Inc. | Phased array antenna system |
-
2018
- 2018-03-26 US US15/935,081 patent/US10187019B1/en active Active
- 2018-11-20 US US16/195,894 patent/US10425047B1/en active Active
-
2019
- 2019-02-28 CN CN201910149497.6A patent/CN110364825B/en active Active
- 2019-04-03 US US16/373,776 patent/US10447213B1/en active Active
Also Published As
Publication number | Publication date |
---|---|
CN110364825A (en) | 2019-10-22 |
CN110364825B (en) | 2023-08-08 |
US10447213B1 (en) | 2019-10-15 |
US10425047B1 (en) | 2019-09-24 |
US10187019B1 (en) | 2019-01-22 |
US20190296697A1 (en) | 2019-09-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10447213B1 (en) | Phased array antenna system | |
KR100516598B1 (en) | a switchable power amplifier, a wireless device including an amplifier and a method for amplifying a signal | |
CN104904119B (en) | Spuious elimination in GSM-GPRS-EDGE power amplifiers with dc-dc | |
US10224876B2 (en) | Low dropout voltage regulator for highly linear radio frequency power amplifiers | |
US20140375390A1 (en) | Power amplifier with improved low bias mode linearity | |
CN101036288B (en) | Dual bias control circuit and its control method | |
US6359514B1 (en) | Switchable path power amplifier with combining network | |
US10365308B2 (en) | Wide dynamic range broadband current mode linear detector circuits for high power radio frequency power amplifier | |
US11757410B2 (en) | Multi-stage pulse shaping network | |
JPH098576A (en) | Method and equipment to amplify signal | |
US11515840B2 (en) | Power amplifier | |
US9882588B2 (en) | Matching network for load line change | |
KR0160574B1 (en) | Amplifier for use in a radio telephone | |
US20230054485A1 (en) | Supply modulation transmitter with switch network | |
US6538515B2 (en) | Power amplifier and method of operating a power amplifier having multiple output-power modes | |
US8803490B2 (en) | Current-mode active termination | |
US20040022211A1 (en) | Radio-frequency switching device, in particular for mobile cellular telephones | |
US20020135426A1 (en) | Digitally controlled bias circuit for amplifiers | |
US11546011B1 (en) | RF device with biasing circuit for PIN diode and related methods | |
US11152897B2 (en) | Power amplifier and power amplifier module | |
US10425046B1 (en) | Differential power amplifier | |
US11201590B2 (en) | Power amplifier apparatus | |
EP1553695A1 (en) | Start signal output circuit | |
JP2003060514A (en) | Transmitter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: QORVO US, INC., NORTH CAROLINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HIETALA, ALEXANDER WAYNE;KHLAT, NADIM;ZYBURA, MICHAEL F.;SIGNING DATES FROM 20180316 TO 20180319;REEL/FRAME:048778/0292 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |