US20190214366A1 - Stacked package including exterior conductive element and a manufacturing method of the same - Google Patents
Stacked package including exterior conductive element and a manufacturing method of the same Download PDFInfo
- Publication number
- US20190214366A1 US20190214366A1 US15/867,577 US201815867577A US2019214366A1 US 20190214366 A1 US20190214366 A1 US 20190214366A1 US 201815867577 A US201815867577 A US 201815867577A US 2019214366 A1 US2019214366 A1 US 2019214366A1
- Authority
- US
- United States
- Prior art keywords
- chip
- layer
- lateral sides
- dielectric layer
- cut edges
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 30
- 238000002161 passivation Methods 0.000 claims description 14
- 239000008393 encapsulating agent Substances 0.000 claims description 13
- 238000005538 encapsulation Methods 0.000 claims description 13
- 238000005272 metallurgy Methods 0.000 claims description 9
- 239000000853 adhesive Substances 0.000 claims description 5
- 230000001070 adhesive effect Effects 0.000 claims description 5
- 239000002313 adhesive film Substances 0.000 claims description 5
- 229910052710 silicon Inorganic materials 0.000 claims description 4
- 239000010703 silicon Substances 0.000 claims description 4
- 230000000153 supplemental effect Effects 0.000 claims 3
- 238000000034 method Methods 0.000 abstract description 17
- 239000010949 copper Substances 0.000 description 8
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 4
- 239000010936 titanium Substances 0.000 description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 3
- 239000004642 Polyimide Substances 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 238000000227 grinding Methods 0.000 description 3
- 238000004806 packaging method and process Methods 0.000 description 3
- 238000005498 polishing Methods 0.000 description 3
- 229920001721 polyimide Polymers 0.000 description 3
- 229910000679 solder Inorganic materials 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 238000011109 contamination Methods 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 239000004593 Epoxy Substances 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 125000003700 epoxy group Chemical group 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3135—Double encapsulation or coating and encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5385—Assembly of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/25—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of a plurality of high density interconnect connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
- H01L24/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02371—Disposition of the redistribution layers connecting the bonding area on a surface of the semiconductor or solid-state body with another surface of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02372—Disposition of the redistribution layers connecting to a via connection in the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05024—Disposition the internal layer being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05541—Structure
- H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13026—Disposition relative to the bonding area, e.g. bond pad, of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/13199—Material of the matrix
- H01L2224/13294—Material of the matrix with a principal constituent of the material being a liquid not provided for in groups H01L2224/132 - H01L2224/13291
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/13298—Fillers
- H01L2224/13299—Base material
- H01L2224/133—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/141—Disposition
- H01L2224/1418—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/14181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
- H01L2224/21—Structure, shape, material or disposition of high density interconnect preforms of an individual HDI interconnect
- H01L2224/2105—Shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
- H01L2224/21—Structure, shape, material or disposition of high density interconnect preforms of an individual HDI interconnect
- H01L2224/211—Disposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
- H01L2224/22—Structure, shape, material or disposition of high density interconnect preforms of a plurality of HDI interconnects
- H01L2224/221—Disposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/24145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/25—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of a plurality of high density interconnect connectors
- H01L2224/251—Disposition
- H01L2224/2518—Disposition being disposed on at least two different sides of the body, e.g. dual array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/29294—Material of the matrix with a principal constituent of the material being a liquid not provided for in groups H01L2224/292 - H01L2224/29291
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
- H01L2224/82001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI] involving a temporary auxiliary member not forming part of the bonding apparatus
- H01L2224/82005—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI] involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
- H01L2224/83101—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a layer connector, e.g. provided in an insulating plate member
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92244—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/95001—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips involving a temporary auxiliary member not forming part of the bonding apparatus, e.g. removable or sacrificial coating, film or substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
- H01L2225/06544—Design considerations for via connections, e.g. geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
Definitions
- the present invention relates to a semiconductor package, and in particular to a stacked package and a manufacturing method of the same.
- Stacking a plurality of chips has been implemented in various semiconductor packages to achieve miniaturization of component integration.
- the wire bonding method and the through silicon via (TSV) with micro bump are conventional ways to provide electrical interconnection between the stacked chips and the external terminals.
- TSV through silicon via
- the conventional ways have following disadvantages.
- the intervals between the bonding wires need to be preserved to avoid contacts between the adjacent bonding wires.
- the intervals inevitably increase the size of the conventional stacked package.
- the conventional stacked package with bonding wires does not easily achieve miniaturization.
- the wire bonding process takes a lot of time since all of the wires for one conventional stacked package cannot be bonded simultaneously. Therefore, the unit per hour (UPH) of the conventional stacked package manufactured by the wire bonding process is relatively low.
- the TSV increases stacked heights and processing complexity leading to larger package thickness and lower manufacturing yield.
- the requirements for the precision of alignment and locating among the micro bumps are very high.
- the position shift of the micro bumps becomes greater and greater leading to poor packaging yield.
- the present invention provides a stacked package and a manufacturing method of the same to mitigate or to obviate the aforementioned problems.
- the main objective of the present invention is to provide a stacked package and a manufacturing method of the same that has higher UPH and better reliability.
- the stacked package has plurality of chip packages stacked on active surfaces of each other, a dielectric layer, a redistribution layer and a plurality of external terminals.
- Each chip package has an exterior conductive element formed on the active surface.
- Each exterior conductive element has a cut edge exposed on at least one of the lateral side of the chip package.
- the dielectric layer, the redistribution layer and the external terminals are formed in sequence on the lateral side with the exposed cut edges to form the electrical connection between the cut edges, the redistribution layer and the external terminals. Therefore, the process for forming the electrical connections is simplified to enhance the reliability and the UPH for manufacturing the stacked package.
- FIG. 1A is a top view in partial section of a first embodiment of a chip package of a stacked package in accordance with the present invention
- FIG. 1B is a front view in partial section of the chip package in FIG. 1A ;
- FIG. 1C is a side view in partial section of the chip package in FIG. 1A ;
- FIG. 2A is a top view in partial section of a second embodiment of a chip package of a stacked package in accordance with the present invention
- FIG. 2B is a front view in partial section of the chip package in FIG. 2A ;
- FIG. 2C is a side view in partial section of the chip package in FIG. 2A ;
- FIG. 3A is a top view in partial section of a third embodiment of a chip package of a stacked package in accordance with the present invention.
- FIG. 3B is a front view in partial section of the chip package in FIG. 3A ;
- FIG. 3C is a side view in partial section of the chip package in FIG. 3A ;
- FIG. 4 is a top view in partial section of a fourth embodiment of a chip package of a stacked package in accordance with the present invention.
- FIGS. 5A, 6, 7, 8A, 9A, 10A, 11A, 12A, 13A and 14A are perspective views of a structure of a stacked package during a first embodiment of a manufacturing process in accordance with the present invention
- FIGS. 5B, 8B, 9B, 10B, 11B, 12B, 13B and 14B are front views in partial section of a stacked package during the first embodiment of the manufacturing process in accordance with the present invention
- FIG. 15A is a front view in partial section of a first embodiment of a stacked package in accordance with the present invention.
- FIG. 15B is a front view in partial section of a second embodiment of a stacked package in accordance with the present invention.
- FIG. 15C is a front view in partial section of a third embodiment of a stacked package in accordance with the present invention.
- FIGS. 16A and 17A are perspective views of a structure of a stacked package during a second embodiment of a manufacturing process in accordance with the present invention.
- FIGS. 16B and 17B are front views in partial section of a stacked package during the second embodiment of the manufacturing process in accordance with the present invention.
- FIGS. 18 to 21 are front views in partial section of a stacked package during a third embodiment of the manufacturing process in accordance with the present invention.
- a stacked package 90 in accordance with the present invention comprises a plurality of chip packages 10 .
- the chip package 10 has at least two lateral sides, a chip 11 , a passivation layer 12 and a plurality of exterior conductive elements 13 .
- the chip 11 has an active surface 111 and a back surface 112 .
- the back surface 112 is opposite to the active surface 111 .
- the passivation layer 12 is formed on the active surface 111 .
- the exterior conductive elements 13 are formed on the active surface 111 of the chip 11 , and each exterior conductive element 13 has a cut edge 130 exposed on at least one of the lateral sides of the chip package 10 .
- the chip package 10 may include, but is not limited to, following structures.
- the chip package 10 includes a plurality of bond pads 131 , a plurality of exterior traces 132 , and a chip-dielectric layer 14 .
- Each bond pad 131 is formed on the active surface 111 and is encapsulated by the passivation layer 12 .
- Each exterior trace 132 is formed on a corresponding bond pad 131 , extends out of the passivation layer 12 , and has an end exposed on one of the lateral sides.
- the chip-dielectric layer 14 is formed on the passivation layer 12 and the exterior traces 132 .
- the chip-dielectric layer 14 may be a polyimide layer.
- the chip package 10 A includes a plurality of conductive pad 133 A.
- Each conductive pad 133 A is formed on the active surface 111 A of the chip 11 A, is encapsulated by the passivation layer 12 A, and has an end exposed on one of the lateral sides of the chip package 10 A.
- the chip package 10 B includes a plurality of bond pads 134 B and a plurality of through silicon vias (TSVs) 135 B.
- Each bond pad 134 B is formed on the active surface 111 B of the chip 11 B and is encapsulated by the passivation layer 12 B.
- Each TSV 135 B is formed in the chip 11 B, is coupled to a corresponding bond pad 134 B, and has an end exposed on one of the lateral sides.
- each exterior conductive element 13 may be the exterior trace 132 as shown in FIGS. 1A to 1B , may be the conductive pad 133 A as shown in FIGS. 2A to 2C , or may be the TSV 135 B as shown in FIGS. 3A to 3C .
- FIG. 4 An exemplary embodiment shown in FIG. 4 has the cut edges 130 C of the exterior conductive elements correspondingly exposed on two lateral sides of the chip package 10 C.
- FIGS. 5A to 14B A manufacturing method of a stacked package in accordance with the present invention are illustrated from FIGS. 5A to 14B and comprises following steps:
- a chip stack 100 is formed by stacking a plurality of chip packages 10 on top of each other.
- the plurality of chip packages 10 are adhered to each other by using a plurality of adhesives 20 correspondingly disposed between adjacent chip packages 10 .
- the adhesives 20 are attached to the back surfaces 112 of the chips 11 .
- the adhesives 20 may be die attach films (DAF), epoxies, insulation pastes, or the like.
- the chip packages 10 may align with each other through a precise alignment process or may have misalignment when alignment process is not implemented.
- a plurality of chip stacks 100 are encapsulated by a first encapsulant 30 .
- the first encapsulant 30 may provide packaging protection to the chip stacks 100 to avoid electrical short and contamination.
- the chip stacks 100 are diced to form a plurality of chip encapsulations 40 .
- the chip packages 10 are diced to align with each other when the chip packages 10 may misalign with each other after forming the chip stacks 100 .
- the at least one lateral side of the chip packages 10 having the cut edges 130 exposed may be align with each other.
- the chip encapsulations 40 are arranged on a carrier 50 .
- the chip encapsulations 40 can be attached on the carrier 50 through an adhesive film 51 disposed between the chip encapsulations 40 and the carrier 50 .
- One of the lateral sides of each chip package 10 faces the carrier 50 , and the cut edges 130 of the exterior conductive elements 13 face away from the carrier 50 .
- the chip encapsulations 40 are arranged in an array on the carrier 50 .
- the carrier 50 may be a glass carrier or a semiconductor carrier in wafer type or in panel type.
- the chip encapsulations 40 are encapsulated by a second encapsulant 60 .
- the second encapsulant 40 may provide packaging protection to the chip encapsulations 40 to avoid electrical short and contamination.
- the second encapsulant 60 is removed partially to reveal the cut edges 130 of the exterior conductive elements 13 .
- the second encapsulant 60 is removed through an etching, a polishing or a grinding process.
- the etching, polishing or grinding process is also used to ensure a planar surface when the cut edges 13 are revealed.
- the cut edges 130 may not be exposed during the prior dicing process.
- the cut edges 130 may only be exposed through the first encapsulant 30 and the second encapsulant 60 after performing the process disclosed in FIGS. 10A and 10B .
- a first dielectric layer 70 is formed on the lateral side of the chip packages 10 that have the exposed cut edges 130 and is etched to reveal the cut edges 130 .
- the first dielectric layer 70 is etched by a lithography process to reveal the cut edges 130 .
- the first dielectric layer 70 may be a polyimide layer.
- a redistribution layer 80 is formed on the first dielectric layer 70 and is electrically connected to the cut edges 130 .
- the redistribution layer 80 may be a circuitry formed by conductive metals.
- the redistribution layer 80 may be a multi-layer metal stack such as Titanium (Ti)/Copper (Cu)/Copper (Cu) or Titanium (Ti)/Copper (Cu)/Copper (Cu)/Nickel (Ni)/gold (Au).
- a second dielectric layer 71 is formed on the redistribution layer 80 .
- an under bump metallurgy (UBM) layer 81 is formed on the second dielectric layer 71 and is electrically connected to redistribution layer 80 .
- the second dielectric layer 71 is etched by a lithography process to reveal the redistribution layer 80 .
- the second dielectric layer 71 may be a polyimide layer.
- the UBM layer 81 is formed by sputtering.
- the number of the conductive layers such as redistribution layer 80 and the number of the dielectric layers 70 , 71 are not limited to the embodiment as described and can be selectively designed.
- a plurality of external terminals 82 are disposed on the second dielectric layer 71 and are electrically connected to the UBM layer 81 . Then the carrier 50 and the adhesive film 51 are detached. The chip encapsulations 40 are singulated to form a plurality of stacked packages 90 .
- the external terminals 82 may be a plurality of solder balls, solder pastes, contact pads, or contact pins.
- the electrical connections between the chips 11 and the electrical connection between the chips 10 and the external terminals 82 are achieved by the redistribution layer 80 formed on the cut edges 130 on the at least one of the lateral sides.
- the process for forming the electrical connections of the manufacturing method as described is simplified to enhance the reliability and the UPH for manufacturing the stacked package as described.
- the requirement of the precision for stacking the chip packages 10 is relatively low since the chip packages 10 are aligned after dicing process as shown in FIG. 7 and the cut edges 130 are coplanar after the etching, polishing or grinding process as shown in FIGS. 10A and 10B . Therefore, the manufacturing method as described is further simplified to enhance the UPH for manufacturing the stacked package as described.
- the stacked package 90 may have, but not limited to, following structures, and the manufacturing method of the stacked package may have accordingly steps.
- the stacked package 90 includes the first dielectric layer 70 , the redistribution layer 80 , the second dielectric layer 71 , the UBM layer 81 and the external terminals 82 .
- the chips 11 may be able to electrically connect to an external printed circuit board through the electrical connections between the cut edges 130 , the redistribution layer 80 , the UBM layer 81 and the external terminals 82 .
- the stacked package 90 A comprises the first dielectric layer 70 , the redistribution layer 80 and the external terminals 82 .
- the chips 11 may electrically connect to an external printed circuit board through the connections between the cut edges 130 , the redistribution layer 80 and the external terminals 82 .
- the stacked package 90 B comprises the first dielectric layer 70 , the redistribution layer 80 , the second dielectric layer 71 and the external terminals 82 .
- the chips 11 may be able to electrically connect to an external printed circuit board through the electrical connections between the cut edges 130 , the redistribution layer 80 and the external terminals 82 .
- Another embodiment of a manufacturing method of a stacked package in accordance with the present invention includes, but not limited to, following steps:
- the cut edges 130 of the exterior conductive elements 13 on one of the lateral sides of the chip packages 10 are disposed to face the carrier 50 when the chip encapsulations 40 are arranged on the carrier 50 as shown in FIGS. 16A and 16B .
- the carrier 50 and the adhesive film 51 are detached after forming the second encapsulant 60 to expose the cut edges 130 on one of the lateral sides of the chip packages 10 .
- the steps to form the redistribution layer, the UBM layer and the solder balls are similar to the steps shown in FIGS. 11A to 14B .
- Yet another embodiment of a manufacturing method of a stacked package in accordance with the present invention includes, but not limited to, following steps:
- the chip packages 10 C have cut edges 130 C exposed on two lateral sides as shown in FIG. 4 . After the steps are performed as shown in FIGS. 5A to 7 , the cut edges 130 of the exterior conductive elements 13 on the first lateral side of the chip packages 10 C are disposed to face the carrier 50 when the chip encapsulations 40 are arranged on the carrier 50 as shown in FIG. 18 .
- the first dielectric layer 70 , the redistribution layer 80 , the second dielectric layer 71 and the UBM layer 81 are formed on the first lateral side.
- the electrical connection between the chips 10 , the cut edges 130 on the second lateral side, the redistribution layer 80 and the UBM layer 81 is formed after the carrier 50 and the adhesive film 51 are detached.
- the first dielectric layer 70 , the redistribution layer 80 , the second dielectric layer 71 and the UBM layer 81 are formed on the second lateral side.
- a plurality of external terminals 82 are disposed on the second dielectric layer 71 on the first and second lateral sides and are electrically connected to the UBM layer 81 on the first and second lateral sides. Then the chip encapsulations 40 are singulated to form a plurality of stacked packages 90 D.
- the stacked package 90 D has the external terminals 82 on dual sides, stacking with other semiconductor structures, passive components and so on are is more easily.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
- The present invention relates to a semiconductor package, and in particular to a stacked package and a manufacturing method of the same.
- Stacking a plurality of chips has been implemented in various semiconductor packages to achieve miniaturization of component integration. The wire bonding method and the through silicon via (TSV) with micro bump are conventional ways to provide electrical interconnection between the stacked chips and the external terminals. However, the conventional ways have following disadvantages.
- When the chips are connected to the external terminals by wire bonding, the intervals between the bonding wires need to be preserved to avoid contacts between the adjacent bonding wires. The intervals inevitably increase the size of the conventional stacked package. Thus, the conventional stacked package with bonding wires does not easily achieve miniaturization. In addition, the wire bonding process takes a lot of time since all of the wires for one conventional stacked package cannot be bonded simultaneously. Therefore, the unit per hour (UPH) of the conventional stacked package manufactured by the wire bonding process is relatively low.
- When the chips are connected to each other by the TSV and the micro bumps, the TSV increases stacked heights and processing complexity leading to larger package thickness and lower manufacturing yield. In addition, the requirements for the precision of alignment and locating among the micro bumps are very high. When the dimension of the conventional stacked packages become larger and larger, the position shift of the micro bumps becomes greater and greater leading to poor packaging yield.
- To overcome the shortcomings, the present invention provides a stacked package and a manufacturing method of the same to mitigate or to obviate the aforementioned problems.
- The main objective of the present invention is to provide a stacked package and a manufacturing method of the same that has higher UPH and better reliability. The stacked package has plurality of chip packages stacked on active surfaces of each other, a dielectric layer, a redistribution layer and a plurality of external terminals. Each chip package has an exterior conductive element formed on the active surface. Each exterior conductive element has a cut edge exposed on at least one of the lateral side of the chip package. The dielectric layer, the redistribution layer and the external terminals are formed in sequence on the lateral side with the exposed cut edges to form the electrical connection between the cut edges, the redistribution layer and the external terminals. Therefore, the process for forming the electrical connections is simplified to enhance the reliability and the UPH for manufacturing the stacked package.
- Other objectives, advantages and novel features of the invention will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings.
-
FIG. 1A is a top view in partial section of a first embodiment of a chip package of a stacked package in accordance with the present invention; -
FIG. 1B is a front view in partial section of the chip package inFIG. 1A ; -
FIG. 1C is a side view in partial section of the chip package inFIG. 1A ; -
FIG. 2A is a top view in partial section of a second embodiment of a chip package of a stacked package in accordance with the present invention; -
FIG. 2B is a front view in partial section of the chip package inFIG. 2A ; -
FIG. 2C is a side view in partial section of the chip package inFIG. 2A ; -
FIG. 3A is a top view in partial section of a third embodiment of a chip package of a stacked package in accordance with the present invention; -
FIG. 3B is a front view in partial section of the chip package inFIG. 3A ; -
FIG. 3C is a side view in partial section of the chip package inFIG. 3A ; -
FIG. 4 is a top view in partial section of a fourth embodiment of a chip package of a stacked package in accordance with the present invention; -
FIGS. 5A, 6, 7, 8A, 9A, 10A, 11A, 12A, 13A and 14A are perspective views of a structure of a stacked package during a first embodiment of a manufacturing process in accordance with the present invention; -
FIGS. 5B, 8B, 9B, 10B, 11B, 12B, 13B and 14B are front views in partial section of a stacked package during the first embodiment of the manufacturing process in accordance with the present invention; -
FIG. 15A is a front view in partial section of a first embodiment of a stacked package in accordance with the present invention; -
FIG. 15B is a front view in partial section of a second embodiment of a stacked package in accordance with the present invention; -
FIG. 15C is a front view in partial section of a third embodiment of a stacked package in accordance with the present invention; -
FIGS. 16A and 17A are perspective views of a structure of a stacked package during a second embodiment of a manufacturing process in accordance with the present invention; -
FIGS. 16B and 17B are front views in partial section of a stacked package during the second embodiment of the manufacturing process in accordance with the present invention; and -
FIGS. 18 to 21 are front views in partial section of a stacked package during a third embodiment of the manufacturing process in accordance with the present invention. - With reference to the attached drawings, the present invention is described by means of the embodiment(s) below where the attached drawings are simplified for illustration purposes only to illustrate the structures or methods of the present invention by describing the relationships between the components and assembly in the present invention. Therefore, the components shown in the figures are not expressed with the actual numbers, actual shapes, actual dimensions, nor with the actual ratio. Some of the dimensions or dimension ratios have been enlarged or simplified to provide a better illustration. The actual numbers, actual shapes, or actual dimension ratios can be selectively designed and disposed and the detail component layouts may be more complicated.
- With reference to
FIG. 15A , astacked package 90 in accordance with the present invention comprises a plurality of chip packages 10. Thechip package 10 has at least two lateral sides, achip 11, apassivation layer 12 and a plurality of exteriorconductive elements 13. Thechip 11 has anactive surface 111 and aback surface 112. Theback surface 112 is opposite to theactive surface 111. Thepassivation layer 12 is formed on theactive surface 111. The exteriorconductive elements 13 are formed on theactive surface 111 of thechip 11, and each exteriorconductive element 13 has acut edge 130 exposed on at least one of the lateral sides of thechip package 10. Thechip package 10 may include, but is not limited to, following structures. - In one embodiment as shown in
FIGS. 1A to 1C , thechip package 10 includes a plurality ofbond pads 131, a plurality of exterior traces 132, and a chip-dielectric layer 14. Eachbond pad 131 is formed on theactive surface 111 and is encapsulated by thepassivation layer 12. Eachexterior trace 132 is formed on acorresponding bond pad 131, extends out of thepassivation layer 12, and has an end exposed on one of the lateral sides. The chip-dielectric layer 14 is formed on thepassivation layer 12 and the exterior traces 132. The chip-dielectric layer 14 may be a polyimide layer. - In one embodiment as shown in
FIGS. 2A to 2C , thechip package 10A includes a plurality ofconductive pad 133A. Eachconductive pad 133A is formed on the active surface 111A of thechip 11A, is encapsulated by thepassivation layer 12A, and has an end exposed on one of the lateral sides of thechip package 10A. - In one embodiment as shown in
FIGS. 3A to 3C , thechip package 10B includes a plurality ofbond pads 134B and a plurality of through silicon vias (TSVs) 135B. Eachbond pad 134B is formed on theactive surface 111B of thechip 11B and is encapsulated by thepassivation layer 12B. EachTSV 135B is formed in thechip 11B, is coupled to acorresponding bond pad 134B, and has an end exposed on one of the lateral sides. - In summary, the
cut edge 130 of each exteriorconductive element 13 may be theexterior trace 132 as shown inFIGS. 1A to 1B , may be theconductive pad 133A as shown inFIGS. 2A to 2C , or may be theTSV 135B as shown inFIGS. 3A to 3C . - An exemplary embodiment shown in
FIG. 4 has the cut edges 130C of the exterior conductive elements correspondingly exposed on two lateral sides of thechip package 10C. - A manufacturing method of a stacked package in accordance with the present invention are illustrated from
FIGS. 5A to 14B and comprises following steps: - With reference to
FIGS. 5A and 5B , achip stack 100 is formed by stacking a plurality of chip packages 10 on top of each other. The plurality ofchip packages 10 are adhered to each other by using a plurality ofadhesives 20 correspondingly disposed between adjacent chip packages 10. Theadhesives 20 are attached to theback surfaces 112 of thechips 11. Theadhesives 20 may be die attach films (DAF), epoxies, insulation pastes, or the like. The chip packages 10 may align with each other through a precise alignment process or may have misalignment when alignment process is not implemented. - With reference to
FIG. 6 , a plurality ofchip stacks 100 are encapsulated by afirst encapsulant 30. Thefirst encapsulant 30 may provide packaging protection to the chip stacks 100 to avoid electrical short and contamination. - With reference to
FIGS. 6 and 7 , the chip stacks 100 are diced to form a plurality ofchip encapsulations 40. In one embodiment, the chip packages 10 are diced to align with each other when the chip packages 10 may misalign with each other after forming the chip stacks 100. In one embodiment, after the chip packages 10 are diced, the at least one lateral side of the chip packages 10 having the cut edges 130 exposed may be align with each other. - With reference to
FIGS. 8A and 8B , thechip encapsulations 40 are arranged on acarrier 50. The chip encapsulations 40 can be attached on thecarrier 50 through anadhesive film 51 disposed between thechip encapsulations 40 and thecarrier 50. One of the lateral sides of eachchip package 10 faces thecarrier 50, and the cut edges 130 of the exteriorconductive elements 13 face away from thecarrier 50. In one embodiment, thechip encapsulations 40 are arranged in an array on thecarrier 50. In one embodiment, thecarrier 50 may be a glass carrier or a semiconductor carrier in wafer type or in panel type. - With reference to
FIGS. 9A and 9B , thechip encapsulations 40 are encapsulated by asecond encapsulant 60. Thesecond encapsulant 40 may provide packaging protection to thechip encapsulations 40 to avoid electrical short and contamination. - With reference to
FIGS. 10A and 10B , thesecond encapsulant 60 is removed partially to reveal the cut edges 130 of the exteriorconductive elements 13. In one embodiment, thesecond encapsulant 60 is removed through an etching, a polishing or a grinding process. The etching, polishing or grinding process is also used to ensure a planar surface when the cut edges 13 are revealed. In some embodiment, the cut edges 130 may not be exposed during the prior dicing process. The cut edges 130 may only be exposed through thefirst encapsulant 30 and thesecond encapsulant 60 after performing the process disclosed inFIGS. 10A and 10B . - With reference to
FIGS. 11A and 11B , afirst dielectric layer 70 is formed on the lateral side of the chip packages 10 that have the exposed cut edges 130 and is etched to reveal the cut edges 130. In one embodiment, thefirst dielectric layer 70 is etched by a lithography process to reveal the cut edges 130. Thefirst dielectric layer 70 may be a polyimide layer. - With reference to
FIGS. 12A and 12B , aredistribution layer 80 is formed on thefirst dielectric layer 70 and is electrically connected to the cut edges 130. Theredistribution layer 80 may be a circuitry formed by conductive metals. In one embodiment, theredistribution layer 80 may be a multi-layer metal stack such as Titanium (Ti)/Copper (Cu)/Copper (Cu) or Titanium (Ti)/Copper (Cu)/Copper (Cu)/Nickel (Ni)/gold (Au). - With reference to
FIGS. 13A and 13B , asecond dielectric layer 71 is formed on theredistribution layer 80. Then an under bump metallurgy (UBM)layer 81 is formed on thesecond dielectric layer 71 and is electrically connected toredistribution layer 80. In one embodiment, thesecond dielectric layer 71 is etched by a lithography process to reveal theredistribution layer 80. Thesecond dielectric layer 71 may be a polyimide layer. In one embodiment, theUBM layer 81 is formed by sputtering. The number of the conductive layers such asredistribution layer 80 and the number of thedielectric layers - With reference to
FIGS. 14A and 14B , a plurality ofexternal terminals 82 are disposed on thesecond dielectric layer 71 and are electrically connected to theUBM layer 81. Then thecarrier 50 and theadhesive film 51 are detached. The chip encapsulations 40 are singulated to form a plurality ofstacked packages 90. Theexternal terminals 82 may be a plurality of solder balls, solder pastes, contact pads, or contact pins. - With the cut edges 130 exposed on the at least one of the lateral side of the
chip package 10, the electrical connections between thechips 11 and the electrical connection between thechips 10 and theexternal terminals 82 are achieved by theredistribution layer 80 formed on the cut edges 130 on the at least one of the lateral sides. Thus, the process for forming the electrical connections of the manufacturing method as described is simplified to enhance the reliability and the UPH for manufacturing the stacked package as described. Moreover, the requirement of the precision for stacking the chip packages 10 is relatively low since the chip packages 10 are aligned after dicing process as shown inFIG. 7 and the cut edges 130 are coplanar after the etching, polishing or grinding process as shown inFIGS. 10A and 10B . Therefore, the manufacturing method as described is further simplified to enhance the UPH for manufacturing the stacked package as described. - According to an embodiment of the present invention, the stacked
package 90 may have, but not limited to, following structures, and the manufacturing method of the stacked package may have accordingly steps. - In one embodiment as shown in
FIG. 15A , the stackedpackage 90 includes thefirst dielectric layer 70, theredistribution layer 80, thesecond dielectric layer 71, theUBM layer 81 and theexternal terminals 82. Thechips 11 may be able to electrically connect to an external printed circuit board through the electrical connections between the cut edges 130, theredistribution layer 80, theUBM layer 81 and theexternal terminals 82. - In one embodiment as shown in
FIG. 15B , thestacked package 90A comprises thefirst dielectric layer 70, theredistribution layer 80 and theexternal terminals 82. Thechips 11 may electrically connect to an external printed circuit board through the connections between the cut edges 130, theredistribution layer 80 and theexternal terminals 82. - In one embodiment as shown in
FIG. 15C , thestacked package 90B comprises thefirst dielectric layer 70, theredistribution layer 80, thesecond dielectric layer 71 and theexternal terminals 82. Thechips 11 may be able to electrically connect to an external printed circuit board through the electrical connections between the cut edges 130, theredistribution layer 80 and theexternal terminals 82. - Another embodiment of a manufacturing method of a stacked package in accordance with the present invention includes, but not limited to, following steps:
- After the steps are performed as shown in
FIGS. 5A to 7 , the cut edges 130 of the exteriorconductive elements 13 on one of the lateral sides of the chip packages 10 are disposed to face thecarrier 50 when thechip encapsulations 40 are arranged on thecarrier 50 as shown inFIGS. 16A and 16B . - With further reference to
FIGS. 17A and 17B , thecarrier 50 and theadhesive film 51 are detached after forming thesecond encapsulant 60 to expose the cut edges 130 on one of the lateral sides of the chip packages 10. The steps to form the redistribution layer, the UBM layer and the solder balls are similar to the steps shown inFIGS. 11A to 14B . - Yet another embodiment of a manufacturing method of a stacked package in accordance with the present invention includes, but not limited to, following steps:
- The chip packages 10C have cut
edges 130C exposed on two lateral sides as shown inFIG. 4 . After the steps are performed as shown inFIGS. 5A to 7 , the cut edges 130 of the exteriorconductive elements 13 on the first lateral side of the chip packages 10C are disposed to face thecarrier 50 when thechip encapsulations 40 are arranged on thecarrier 50 as shown inFIG. 18 . - With reference to
FIG. 19 , thefirst dielectric layer 70, theredistribution layer 80, thesecond dielectric layer 71 and theUBM layer 81 are formed on the first lateral side. - The electrical connection between the
chips 10, the cut edges 130 on the second lateral side, theredistribution layer 80 and theUBM layer 81 is formed after thecarrier 50 and theadhesive film 51 are detached. With further reference toFIG. 20 , thefirst dielectric layer 70, theredistribution layer 80, thesecond dielectric layer 71 and theUBM layer 81 are formed on the second lateral side. - In some embodiment, with reference to
FIG. 21 , a plurality ofexternal terminals 82 are disposed on thesecond dielectric layer 71 on the first and second lateral sides and are electrically connected to theUBM layer 81 on the first and second lateral sides. Then thechip encapsulations 40 are singulated to form a plurality ofstacked packages 90D. - With the stacked
package 90D has theexternal terminals 82 on dual sides, stacking with other semiconductor structures, passive components and so on are is more easily. - Even though numerous characteristics and advantages of the present invention have been set forth in the foregoing description, together with details of the structure and features of the invention, the disclosure is illustrative only. Changes may be made in the details, especially in matters of shape, size, and arrangement of parts within the principles of the invention to the full extent indicated by the broad general meaning of the terms in which the appended claims are expressed.
Claims (18)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/867,577 US10354978B1 (en) | 2018-01-10 | 2018-01-10 | Stacked package including exterior conductive element and a manufacturing method of the same |
TW107121550A TWI662677B (en) | 2018-01-10 | 2018-06-22 | Stacked package and a manufacturing method of the same |
US16/386,276 US11024603B2 (en) | 2018-01-10 | 2019-04-17 | Manufacturing method and a related stackable chip package |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/867,577 US10354978B1 (en) | 2018-01-10 | 2018-01-10 | Stacked package including exterior conductive element and a manufacturing method of the same |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/386,276 Continuation-In-Part US11024603B2 (en) | 2018-01-10 | 2019-04-17 | Manufacturing method and a related stackable chip package |
Publications (2)
Publication Number | Publication Date |
---|---|
US20190214366A1 true US20190214366A1 (en) | 2019-07-11 |
US10354978B1 US10354978B1 (en) | 2019-07-16 |
Family
ID=67140946
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/867,577 Expired - Fee Related US10354978B1 (en) | 2018-01-10 | 2018-01-10 | Stacked package including exterior conductive element and a manufacturing method of the same |
Country Status (2)
Country | Link |
---|---|
US (1) | US10354978B1 (en) |
TW (1) | TWI662677B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11024603B2 (en) | 2018-01-10 | 2021-06-01 | Powertech Technology Inc. | Manufacturing method and a related stackable chip package |
US11296051B2 (en) * | 2019-08-22 | 2022-04-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor packages and forming method thereof |
US11302673B2 (en) * | 2019-06-28 | 2022-04-12 | Western Digital Technologies, Inc. | Semiconductor device including vertically stacked semiconductor dies |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112448561B (en) * | 2019-08-30 | 2022-04-15 | 台达电子企业管理(上海)有限公司 | Power module and preparation method thereof |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170011041A1 (en) * | 2015-07-07 | 2017-01-12 | Oracle International Corporation | System and method for identifying experts on arbitrary topics in an enterprise social network |
US20170018671A1 (en) * | 2015-07-15 | 2017-01-19 | Lg Electronics Inc. | Solar cell and solar cell module |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5648684A (en) * | 1995-07-26 | 1997-07-15 | International Business Machines Corporation | Endcap chip with conductive, monolithic L-connect for multichip stack |
KR100914977B1 (en) * | 2007-06-18 | 2009-09-02 | 주식회사 하이닉스반도체 | Method for fabricating stack package |
US7973310B2 (en) | 2008-07-11 | 2011-07-05 | Chipmos Technologies Inc. | Semiconductor package structure and method for manufacturing the same |
US8847376B2 (en) * | 2010-07-23 | 2014-09-30 | Tessera, Inc. | Microelectronic elements with post-assembly planarization |
KR20150141440A (en) * | 2014-06-10 | 2015-12-18 | 삼성전자주식회사 | Semiconductor chip, semiconductor package having the same and method of manufacturing the same |
US10283492B2 (en) | 2015-06-23 | 2019-05-07 | Invensas Corporation | Laminated interposers and packages with embedded trace interconnects |
US9490195B1 (en) * | 2015-07-17 | 2016-11-08 | Invensas Corporation | Wafer-level flipped die stacks with leadframes or metal foil interconnects |
US9659878B2 (en) * | 2015-10-20 | 2017-05-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer level shielding in multi-stacked fan out packages and methods of forming same |
TW201724423A (en) * | 2015-12-23 | 2017-07-01 | 力成科技股份有限公司 | Stacking structure and method of fan-out packages |
KR102017635B1 (en) | 2016-03-25 | 2019-10-08 | 삼성전자주식회사 | Fan-out semiconductor package |
US10431738B2 (en) | 2016-06-24 | 2019-10-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated fan-out package and method for fabricating the same |
US10217728B2 (en) * | 2016-11-22 | 2019-02-26 | Advanced Semiconductor Engineering, Inc. | Semiconductor package and semiconductor process |
-
2018
- 2018-01-10 US US15/867,577 patent/US10354978B1/en not_active Expired - Fee Related
- 2018-06-22 TW TW107121550A patent/TWI662677B/en active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170011041A1 (en) * | 2015-07-07 | 2017-01-12 | Oracle International Corporation | System and method for identifying experts on arbitrary topics in an enterprise social network |
US20170018671A1 (en) * | 2015-07-15 | 2017-01-19 | Lg Electronics Inc. | Solar cell and solar cell module |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11024603B2 (en) | 2018-01-10 | 2021-06-01 | Powertech Technology Inc. | Manufacturing method and a related stackable chip package |
US11302673B2 (en) * | 2019-06-28 | 2022-04-12 | Western Digital Technologies, Inc. | Semiconductor device including vertically stacked semiconductor dies |
US11296051B2 (en) * | 2019-08-22 | 2022-04-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor packages and forming method thereof |
Also Published As
Publication number | Publication date |
---|---|
TWI662677B (en) | 2019-06-11 |
TW201931557A (en) | 2019-08-01 |
US10354978B1 (en) | 2019-07-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN107180814B (en) | Electronic device | |
EP2308087B1 (en) | Stacking of wafer-level chip scale packages having edge contacts | |
US8154134B2 (en) | Packaged electronic devices with face-up die having TSV connection to leads and die pad | |
US7420814B2 (en) | Package stack and manufacturing method thereof | |
CN111052371A (en) | Semiconductor device with laterally offset stacked semiconductor die | |
US10354978B1 (en) | Stacked package including exterior conductive element and a manufacturing method of the same | |
US20090261476A1 (en) | Semiconductor device and manufacturing method thereof | |
US20080283971A1 (en) | Semiconductor Device and Its Fabrication Method | |
US20170186711A1 (en) | Structure and method of fan-out stacked packages | |
US20060081976A1 (en) | Fabrication of semiconductor dies with micro-pins and structures produced therewith | |
TWI622153B (en) | System-in-package and method for fabricating the same | |
US9548283B2 (en) | Package redistribution layer structure and method of forming same | |
US20220208714A1 (en) | Integrated circuit package structure, integrated circuit package unit and associated packaging method | |
CN112038305A (en) | Multi-chip ultrathin fan-out packaging structure and packaging method thereof | |
US12040304B2 (en) | Semiconductor package and method of fabricating the same | |
CN110021572B (en) | Stacked package structure and method for manufacturing the same | |
US20080258306A1 (en) | Semiconductor Device and Method for Fabricating the Same | |
EP2557594B1 (en) | Semiconductor device reducing risks of a wire short-circuit and a wire flow | |
US20220344300A1 (en) | Electronic device and manufacturing method thereof | |
KR20200022214A (en) | Semiconductor package and a method for manufacturing the same | |
CN116798962A (en) | Electronic package and method for manufacturing the same | |
CN114512456A (en) | Circuit substrate structure and manufacturing method thereof | |
US9190370B2 (en) | Semiconductor device utilizing redistribution layers to couple stacked die | |
US11024603B2 (en) | Manufacturing method and a related stackable chip package | |
US20230046782A1 (en) | Semiconductor package and method of fabricating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: POWERTECH TECHNOLOGY INC., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, MING-CHIH;HSU, HUNG-HSIN;LAN, YUAN-FU;AND OTHERS;REEL/FRAME:044590/0390 Effective date: 20180110 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20230716 |