US20190189220A1 - Memory device and operation method thereof - Google Patents
Memory device and operation method thereof Download PDFInfo
- Publication number
- US20190189220A1 US20190189220A1 US15/841,688 US201715841688A US2019189220A1 US 20190189220 A1 US20190189220 A1 US 20190189220A1 US 201715841688 A US201715841688 A US 201715841688A US 2019189220 A1 US2019189220 A1 US 2019189220A1
- Authority
- US
- United States
- Prior art keywords
- memory cell
- voltage
- charge
- cell strings
- turned
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/12—Programming voltage switching circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4074—Power supply or voltage generation circuits, e.g. bias voltage generators, substrate voltage generators, back-up power, power control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4096—Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/24—Bit-line control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
- G11C7/062—Differential amplifiers of non-latching type, e.g. comparators, long-tailed pairs
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
Definitions
- the invention relates to memory device and operation method thereof. Especially, the invention relates to memory device comprising pre-charge circuit and operation method thereof.
- a memory device is one of important hardware component in a computer device.
- the memory device typically contains a plurality of memory cell strings, each memory cell string typically comprising a plurality of memory cells and at least one string select transistor for connecting a string select line (SSL).
- the string selection transistor is typically disposed between the memory cell and the sense amplifier circuit.
- the threshold voltage distribution of the string select transistor is difficult to adjust by programming.
- the threshold voltage distribution of the sting select transistor will affect the threshold voltage distribution of other memory cells, and it is relatively important. Therefore, how to make the threshold voltage of the string select transistor in the desired position has been one of the industry research subjects.
- the present invention discloses a memory device and an operation method thereof, which is possible to adjust the threshold voltage of first select transistors by using pre-charge circuits.
- An embodiment of the present invention discloses a memory device comprising a memory array, a plurality of bit lines, a plurality of pre-charge circuit and a plurality of the sense amplifier circuits.
- the memory array comprises a plurality of memory blocks. Each of memory blocks comprises a plurality of memory cell strings. Each of the memory cell strings comprises at least one first select transistor and a second select transistor. At least one memory cell is disposed in series between the at least one first select transistor and the second select transistor. Each of the bit lines comprises a third select transistor, and is coupled to one of the memory cell strings.
- the pre-charge circuits are coupled to the memory cell strings.
- the sense amplifier circuits are coupled to the memory cell strings through the bit lines.
- the pre-charge circuits pre-charge the memory cell strings by a first voltage.
- the corresponding sense amplifier circuits provide a second voltage, for the memory cell strings to be programmed, the corresponding sense amplifier circuits provide a third voltage, the first voltage is higher than the second voltage, and the second voltage is higher than the third voltage.
- An embodiment of the present invention discloses an operation method of memory device.
- the operation method is applied to operate a memory device comprising a plurality of memory cell strings and a plurality of sense amplifier circuit.
- the operation method comprises following steps: during a pre-charging stage, pre-charging the memory cell strings by a first voltage; and during a programming stage, for the memory cell strings to be inhibited, the corresponding sense amplifier circuits providing a second voltage, for the memory cell strings to be programmed, the corresponding sense amplifier circuits providing a third voltage.
- the first voltage is higher than the second voltage
- the second voltage is higher than the third voltage.
- FIG. 1 shows a block diagram of a memory device according to first embodiment of the present invention.
- FIG. 2 shows a block diagram of partition of a memory device according to first embodiment of the present invention.
- FIG. 3 shows a flow chart of operation method of a memory device according to first embodiment of the present invention.
- FIG. 4 shows a timing diagram of a memory device according to first embodiment of the present invention.
- FIG. 5 shows a block diagram of a memory device according to second embodiment of the present invention.
- FIG. 6 shows a block diagram of partition of a memory device according to second embodiment of the present invention.
- FIG. 7 shows a timing diagram of a memory device according to second embodiment of the present invention.
- FIG. 1 shows a block diagram of a memory device according to first embodiment of the present invention.
- a memory device 1 a includes a memory array 12 , a number of bit lines BL, a number of pre-charge circuits 14 , a number of sense amplifier circuits 16 and a control circuit 18 .
- the memory array 12 includes a number of memory blocks 121 .
- Each memory blocks includes a number of memory cell string CS.
- Each memory cell string is coupled to one bit line BL and one pre-charge circuit 14 .
- each sense amplifier circuit 16 is coupled to one memory cell string CS through one bit line BL.
- the control circuit 18 is coupled to the memory array 12 , the bit lines BL, the pre-charge circuit 14 and the sense amplifier circuit 16 .
- the control circuit 18 is configured to operate the memory array 12 , the bit lines BL, the pre-charge circuit 14 and the sense amplifier circuit 16 .
- each memory cell string CS includes a first select transistor Q 1 , a second select transistor Q 2 and a number of memory cells MC 0 ⁇ MCn.
- the memory cells MC 0 ⁇ MCn are disposed in series between the first select transistor Q 1 and the second select transistor Q 2 .
- Each of the memory cells MC 0 ⁇ MCn is coupled to a word line WL 0 ⁇ WLn.
- the first select transistor Q 1 is coupled to a string select line SSL.
- the second select transistor Q 2 is coupled to a ground select line GSL.
- Each bit line BL includes a third select transistor Q 3 .
- the third select transistor Q 3 for example, is a high voltage transistor which is controlled by a bit line select signal BLS.
- the pre-charge circuit 14 includes at least one pre-charge switch PCS which may be a high voltage transistor.
- a first node of the pre-charge switch PCS is coupled to a voltage source (not shown).
- a second node of the pre-charge switch PCS is coupled to the first select transistor Q 1 of the memory cell string CS and the third select transistor Q 3 of the bit line BL.
- a third node of the pre-charge switch PCS is configured to receive a switch control signal BIAS, so that the pre-charge switch PCS is control by the switch control signal BIAS.
- FIG. 3 shows a flow chart of operation method of a memory device according to first embodiment of the present invention.
- the operation method includes step S 301 and step S 303 .
- step S 301 during a pre-charging stage, pre-charging the memory cell strings by a first voltage is performed. Also referring to timing diagram shown in FIG. 4 , during the pre-charging stage, the voltage source is turned on, so that the voltage of the first node of the pre-charge switch PCS is raised from low potential (e.g., 0V) to the first voltage V 1 .
- the switch control signal BIAS is raised from low potential (e.g., 0V) to high potential (e.g., the first voltage V 1 plus the threshold voltage Vt of the pre-charge switch PCS), so that the pre-charge switch PCS is turned on, and the first voltage V 1 may be able to pass through.
- the bit line select signal BLS may be kept low potential (e.g., 0V), so that the third select transistor Q 3 is kept off to block the first voltage V 1 to be inputted to the sense amplifier circuit 16 .
- the string select line SSL and the word lines WL 0 ⁇ WLn is applied a pass voltage Vpass, so that the memory cell string CS may be pre-charged to the first voltage V 1 .
- step S 303 during a programming stage, for the memory cell strings to be inhibited, the corresponding sense amplifier circuits providing a second voltage, for the memory cell strings to be programmed, the corresponding sense amplifier circuits providing a third voltage is performed.
- the switch control signal BIAS is reduced from high potential to low potential to turn off the pre-charge switch PCS.
- the voltage of the first node of the pre-charge switch PCS is kept high potential to make sure that the pre-charge switch PCS is turned off.
- the bit line select signal BLS is raised from low potential (e.g., 0V) to high potential (e.g., the second voltage V 2 ) to turn on the third select transistor Q 3 .
- the sense amplifier circuit 16 determines whether or not to program the first select transistor Q 2 according to the threshold voltage of the first select transistor Q 1 .
- the voltage provided by the sense amplifier circuit 16 is for one bit line BL, i.e., the entire memory cell string CS.
- the sense amplifier circuit 16 inhibiting/programming the first select transistor Q 1 of the memory cell string CS is equivalent to inhibiting/programming the memory cell string CS.
- the sense amplifier circuit 16 may inhibit the first select transistor Q 1 of the memory cell string CS to be programmed.
- the sense amplifier circuit 16 For the memory cell string CS to be inhibited, the sense amplifier circuit 16 provides a second voltage V 2 , so that the voltage of the memory cell string CS (i.e., voltage of the bit line BL) may be kept the first voltage V 1 .
- the sense amplifier circuit 16 may program the first select transistor Q 1 of the memory cell string CS to adjust the threshold voltage of the first select transistor Q 1 .
- the sense amplifier circuit 16 For the memory cell string CS to be programmed, the sense amplifier circuit 16 provides a third voltage V 3 , so that the voltage of the memory cell string CS (i.e., voltage of the bit line BL) may be reduced to low potential (e.g., the third voltage V 3 ). Then, the string select line SSL is applied a program voltage Vpgm which is higher than the pass voltage Vpass. If the memory cell string CS is to be inhibited, the difference between the program voltage Vpgm and the first voltage V 1 is lower than the threshold voltage of the first select transistor Q 1 , so that the first select transistor Q 1 may not be programmed.
- the difference between the program voltage Vpgm and the third voltage V 3 is higher than or equal to the threshold voltage of the first select transistor Q 1 , so that the first select transistor Q 1 may be programmed.
- the second voltage V 2 that the sense amplifier circuit 16 can provide is generally not high, e.g., 2.5V ⁇ 3V.
- the third voltage V 3 e.g., 0V, is lower than the second voltage V 2 .
- the first voltage V 1 is higher than the second voltage V 2 , so that the difference between the voltage of the string select line SSL and the voltage of the bit line BL is reduced, and the probability of the threshold voltage fluctuation of the first selected transistor Q 1 is reduced thereby.
- FIG. 5 shows a block diagram of a memory device according to second embodiment of the present invention.
- the memory device 1 b is similar to the memory device 1 a , the differences may be described below.
- each sense amplifier circuit 16 is coupled to two bit lines BL 0 , BL 1 .
- Each bit line BL 0 , BL 1 is coupled to a memory cell string CS 0 , CS 1 . That is, the sense amplifier circuit 16 is coupled to two memory cell strings CS 0 , CS 1 through two bit lines BL 0 , BL 1 , the details are shown in FIG. 6 .
- the memory cell strings are portioned into first group and second group, e.g., according to odd or even.
- the third select transistors Q 3 coupled to the memory cell strings CS 0 of the first group are controlled by a first bit line select signal BLS 0
- the third select transistors Q 3 coupled to the memory cell strings CS 1 of the second group are controlled by a second bit line select signal BLS 1
- the pre-charge switch PCS coupled to the memory cell strings CS 0 of the first group are controlled by a first switch control signal BIAS 0
- the pre-charge switch PCS coupled to the memory cell strings CS 1 of the second group are controlled by a second switch control signal BIAS 1 .
- the first bit line select signal BIAS 0 is different from the second bit line select signal BIAS 1 , so that the memory cell string CS 0 of the first group and the memory cell string CS 1 of the second group may not be selected at the same time.
- FIG. 7 shows a timing diagram of a memory device according to second embodiment of the present invention.
- the voltage source is turned on, and the voltage BLBIAS of the first node of the pre-charge switch PCS is raised from low potential to the first voltage V 1 .
- the first switch control signal BIAS 0 and the second switch control signal BIAS 1 are raised from low potential to high potential to turn on the pre-charge switches PCS.
- the first bit line select signal BLS 0 and the second bit line select signal BLS 1 are kept low potential to keep the third select transistors Q 3 off.
- the string select line SSL and the word lines WL 0 ⁇ WLn is applied the pass voltage Vpass.
- the pre-charging is done.
- the first switch control signal BIAS 0 is reduced from high potential to low potential to turn off the pre-charge switches PCS corresponding to the memory cell strings CS 0 of the first group.
- the second switch control signal BIAS 1 is kept low potential to keep the pre-charge switches PCS corresponding to the memory cell strings CS 1 of the second group on.
- the first bit line select signal BLS 0 is raised from low potential to high potential to turn on the third select transistors Q 3 corresponding to the memory cell strings CS 0 of the first group.
- the second bit line select signal BLS 1 is kept high potential to keep the third select transistors Q 3 corresponding to the memory cell strings CS 1 of the second group off.
- the sense amplifier circuit 16 For those memory cell strings to be inhibited of the memory cell strings CS 0 of the first group (i.e., the threshold voltage of the corresponding first select transistors Q 1 are higher than or equal to the threshold value), the sense amplifier circuit 16 provides the second voltage V 2 , so that the voltage of the corresponding bit lines BL 0 may be kept the first voltage V 1 . For those memory cell strings to be programmed of the memory cell strings CS 0 of the first group (i.e., the threshold voltage of the corresponding first select transistors Q 1 are lower than the threshold value), the sense amplifier circuit 16 provides the third voltage V 3 , so that the voltage of the corresponding bit lines BL 0 may be reduced to the third voltage V 3 .
- the string select line SSL is applied the program voltage Vpgm to program the first select transistors to be programmed. Since the corresponding third select transistors are kept off, the voltage of the bit lines BL 1 are able to be kept the first voltage V 1 . That is, the first select transistors Q 1 of the memory cell strings CS 1 of the second group are inhibited.
- the memory devices 1 a , 1 b are non-volatile memory (NVM).
- the third select transistors may be NMOSFET or PMOSFET.
- the control circuit 18 may include a number of sub-circuits to provide the signals. Besides, in some embodiments, the number of the first select transistors Q 1 may be two or more.
- the pre-charge circuits provide a high voltage pre-charge path to pre-charge the memory cell strings by the first voltage.
- the sense amplifier circuits provide the second voltage; for the memory cell strings to be programmed, the sense amplifier circuits provide the third voltage. Based on the first voltage is higher than the second voltage, and the second voltage is higher than the third voltage, it is possible to adjust the threshold voltage of the first select transistors efficiently, and to make more threshold of the first select transistors to meet the requirement. Additionally, since the difference between the voltage of the string select line and the bit line is reduced, the probability of the threshold voltage fluctuation of the first selected transistor Q 1 is reduced thereby.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Databases & Information Systems (AREA)
- Read Only Memory (AREA)
Abstract
Description
- The invention relates to memory device and operation method thereof. Especially, the invention relates to memory device comprising pre-charge circuit and operation method thereof.
- A memory device is one of important hardware component in a computer device. The memory device typically contains a plurality of memory cell strings, each memory cell string typically comprising a plurality of memory cells and at least one string select transistor for connecting a string select line (SSL). The string selection transistor is typically disposed between the memory cell and the sense amplifier circuit. In some memory architectures, such as three-dimensional memory architecture, the threshold voltage distribution of the string select transistor is difficult to adjust by programming. However, the threshold voltage distribution of the sting select transistor will affect the threshold voltage distribution of other memory cells, and it is relatively important. Therefore, how to make the threshold voltage of the string select transistor in the desired position has been one of the industry research subjects.
- The present invention discloses a memory device and an operation method thereof, which is possible to adjust the threshold voltage of first select transistors by using pre-charge circuits.
- An embodiment of the present invention discloses a memory device comprising a memory array, a plurality of bit lines, a plurality of pre-charge circuit and a plurality of the sense amplifier circuits. The memory array comprises a plurality of memory blocks. Each of memory blocks comprises a plurality of memory cell strings. Each of the memory cell strings comprises at least one first select transistor and a second select transistor. At least one memory cell is disposed in series between the at least one first select transistor and the second select transistor. Each of the bit lines comprises a third select transistor, and is coupled to one of the memory cell strings. The pre-charge circuits are coupled to the memory cell strings. The sense amplifier circuits are coupled to the memory cell strings through the bit lines. During a pre-charging stage, the pre-charge circuits pre-charge the memory cell strings by a first voltage. During a programming stage after the pre-charging stage, for the memory cell strings to be inhibited, the corresponding sense amplifier circuits provide a second voltage, for the memory cell strings to be programmed, the corresponding sense amplifier circuits provide a third voltage, the first voltage is higher than the second voltage, and the second voltage is higher than the third voltage.
- An embodiment of the present invention discloses an operation method of memory device. The operation method is applied to operate a memory device comprising a plurality of memory cell strings and a plurality of sense amplifier circuit. The operation method comprises following steps: during a pre-charging stage, pre-charging the memory cell strings by a first voltage; and during a programming stage, for the memory cell strings to be inhibited, the corresponding sense amplifier circuits providing a second voltage, for the memory cell strings to be programmed, the corresponding sense amplifier circuits providing a third voltage. The first voltage is higher than the second voltage, and the second voltage is higher than the third voltage.
- The above and other aspects of the invention will become better understood with regard to the following detailed description of the preferred but non-limiting embodiment(s). The following description is made with reference to the accompanying drawings.
-
FIG. 1 shows a block diagram of a memory device according to first embodiment of the present invention. -
FIG. 2 shows a block diagram of partition of a memory device according to first embodiment of the present invention. -
FIG. 3 shows a flow chart of operation method of a memory device according to first embodiment of the present invention. -
FIG. 4 shows a timing diagram of a memory device according to first embodiment of the present invention. -
FIG. 5 shows a block diagram of a memory device according to second embodiment of the present invention. -
FIG. 6 shows a block diagram of partition of a memory device according to second embodiment of the present invention. -
FIG. 7 shows a timing diagram of a memory device according to second embodiment of the present invention. - Referring to
FIG. 1 ,FIG. 1 shows a block diagram of a memory device according to first embodiment of the present invention. Amemory device 1 a includes amemory array 12, a number of bit lines BL, a number ofpre-charge circuits 14, a number ofsense amplifier circuits 16 and acontrol circuit 18. - The
memory array 12 includes a number ofmemory blocks 121. Each memory blocks includes a number of memory cell string CS. Each memory cell string is coupled to one bit line BL and one pre-chargecircuit 14. - In the first embodiment, each
sense amplifier circuit 16 is coupled to one memory cell string CS through one bit line BL. Thecontrol circuit 18 is coupled to thememory array 12, the bit lines BL, thepre-charge circuit 14 and thesense amplifier circuit 16. Thecontrol circuit 18 is configured to operate thememory array 12, the bit lines BL, thepre-charge circuit 14 and thesense amplifier circuit 16. - Furthermore, referring to
FIG. 2 , each memory cell string CS includes a first select transistor Q1, a second select transistor Q2 and a number of memory cells MC0˜MCn. The memory cells MC0˜MCn are disposed in series between the first select transistor Q1 and the second select transistor Q2. Each of the memory cells MC0˜MCn is coupled to a word line WL0˜WLn. The first select transistor Q1 is coupled to a string select line SSL. The second select transistor Q2 is coupled to a ground select line GSL. - Each bit line BL includes a third select transistor Q3. The third select transistor Q3, for example, is a high voltage transistor which is controlled by a bit line select signal BLS.
- The
pre-charge circuit 14 includes at least one pre-charge switch PCS which may be a high voltage transistor. A first node of the pre-charge switch PCS is coupled to a voltage source (not shown). A second node of the pre-charge switch PCS is coupled to the first select transistor Q1 of the memory cell string CS and the third select transistor Q3 of the bit line BL. A third node of the pre-charge switch PCS is configured to receive a switch control signal BIAS, so that the pre-charge switch PCS is control by the switch control signal BIAS. - Referring to
FIG. 3 ,FIG. 3 shows a flow chart of operation method of a memory device according to first embodiment of the present invention. The operation method includes step S301 and step S303. - In step S301, during a pre-charging stage, pre-charging the memory cell strings by a first voltage is performed. Also referring to timing diagram shown in
FIG. 4 , during the pre-charging stage, the voltage source is turned on, so that the voltage of the first node of the pre-charge switch PCS is raised from low potential (e.g., 0V) to the first voltage V1. The switch control signal BIAS is raised from low potential (e.g., 0V) to high potential (e.g., the first voltage V1 plus the threshold voltage Vt of the pre-charge switch PCS), so that the pre-charge switch PCS is turned on, and the first voltage V1 may be able to pass through. The bit line select signal BLS may be kept low potential (e.g., 0V), so that the third select transistor Q3 is kept off to block the first voltage V1 to be inputted to thesense amplifier circuit 16. The string select line SSL and the word lines WL0˜WLn is applied a pass voltage Vpass, so that the memory cell string CS may be pre-charged to the first voltage V1. - In step S303, during a programming stage, for the memory cell strings to be inhibited, the corresponding sense amplifier circuits providing a second voltage, for the memory cell strings to be programmed, the corresponding sense amplifier circuits providing a third voltage is performed. As shown in
FIG. 4 , when the pre-charging is done, the switch control signal BIAS is reduced from high potential to low potential to turn off the pre-charge switch PCS. The voltage of the first node of the pre-charge switch PCS is kept high potential to make sure that the pre-charge switch PCS is turned off. The bit line select signal BLS is raised from low potential (e.g., 0V) to high potential (e.g., the second voltage V2) to turn on the third select transistor Q3. Thesense amplifier circuit 16 determines whether or not to program the first select transistor Q2 according to the threshold voltage of the first select transistor Q1. To be mentioned, the voltage provided by thesense amplifier circuit 16 is for one bit line BL, i.e., the entire memory cell string CS. In other words, thesense amplifier circuit 16 inhibiting/programming the first select transistor Q1 of the memory cell string CS is equivalent to inhibiting/programming the memory cell string CS. When the threshold voltage of the first select transistor Q1 is higher than or equal to a threshold value which means that the threshold voltage of the first select transistor Q1 has met the requirement, thesense amplifier circuit 16 may inhibit the first select transistor Q1 of the memory cell string CS to be programmed. For the memory cell string CS to be inhibited, thesense amplifier circuit 16 provides a second voltage V2, so that the voltage of the memory cell string CS (i.e., voltage of the bit line BL) may be kept the first voltage V1. In the contrary, when the threshold voltage of the first select transistor Q1 is lower than the threshold value which means that the threshold voltage of the first select transistor Q1 has not met the requirement, thesense amplifier circuit 16 may program the first select transistor Q1 of the memory cell string CS to adjust the threshold voltage of the first select transistor Q1. For the memory cell string CS to be programmed, thesense amplifier circuit 16 provides a third voltage V3, so that the voltage of the memory cell string CS (i.e., voltage of the bit line BL) may be reduced to low potential (e.g., the third voltage V3). Then, the string select line SSL is applied a program voltage Vpgm which is higher than the pass voltage Vpass. If the memory cell string CS is to be inhibited, the difference between the program voltage Vpgm and the first voltage V1 is lower than the threshold voltage of the first select transistor Q1, so that the first select transistor Q1 may not be programmed. In the contrary, if the memory cell string CS is to be programmed, the difference between the program voltage Vpgm and the third voltage V3 is higher than or equal to the threshold voltage of the first select transistor Q1, so that the first select transistor Q1 may be programmed. - Generally, since the inner elements of the
sense amplifier circuit 16 is low voltage transistor which may not be able to load high voltage. Therefore, the second voltage V2 that thesense amplifier circuit 16 can provide is generally not high, e.g., 2.5V˜3V. The third voltage V3, e.g., 0V, is lower than the second voltage V2. The first voltage V1 is higher than the second voltage V2, so that the difference between the voltage of the string select line SSL and the voltage of the bit line BL is reduced, and the probability of the threshold voltage fluctuation of the first selected transistor Q1 is reduced thereby. - Referring to
FIG. 5 ,FIG. 5 shows a block diagram of a memory device according to second embodiment of the present invention. Thememory device 1 b is similar to thememory device 1 a, the differences may be described below. - In
memory device 1 b, eachsense amplifier circuit 16 is coupled to two bit lines BL0, BL1. Each bit line BL0, BL1 is coupled to a memory cell string CS0, CS1. That is, thesense amplifier circuit 16 is coupled to two memory cell strings CS0, CS1 through two bit lines BL0, BL1, the details are shown inFIG. 6 . The memory cell strings are portioned into first group and second group, e.g., according to odd or even. The third select transistors Q3 coupled to the memory cell strings CS0 of the first group are controlled by a first bit line select signal BLS0, and the third select transistors Q3 coupled to the memory cell strings CS1 of the second group are controlled by a second bit line select signal BLS1. The pre-charge switch PCS coupled to the memory cell strings CS0 of the first group are controlled by a first switch control signal BIAS0, and the pre-charge switch PCS coupled to the memory cell strings CS1 of the second group are controlled by a second switch control signal BIAS1. In the embodiment, the first bit line select signal BIAS0 is different from the second bit line select signal BIAS1, so that the memory cell string CS0 of the first group and the memory cell string CS1 of the second group may not be selected at the same time. - Referring to
FIG. 7 ,FIG. 7 shows a timing diagram of a memory device according to second embodiment of the present invention. During the pre-charging stage, the voltage source is turned on, and the voltage BLBIAS of the first node of the pre-charge switch PCS is raised from low potential to the first voltage V1. The first switch control signal BIAS0 and the second switch control signal BIAS1 are raised from low potential to high potential to turn on the pre-charge switches PCS. The first bit line select signal BLS0 and the second bit line select signal BLS1 are kept low potential to keep the third select transistors Q3 off. The string select line SSL and the word lines WL0˜WLn is applied the pass voltage Vpass. When the voltage of the memory cell strings CS0 of the first group and the memory cell strings CS1 of the second group (i.e., the voltage of the bit lines BL0 and bit lines BL1) have raised to the first voltage V1, the pre-charging is done. - Without losing generality, it is assumed that the memory cell strings CS0 of the first group are going to be selected, and the memory cell strings CS1 of the second group are not going to be selected.
- During the programming stage, the first switch control signal BIAS0 is reduced from high potential to low potential to turn off the pre-charge switches PCS corresponding to the memory cell strings CS0 of the first group. The second switch control signal BIAS1 is kept low potential to keep the pre-charge switches PCS corresponding to the memory cell strings CS1 of the second group on. Then, the first bit line select signal BLS0 is raised from low potential to high potential to turn on the third select transistors Q3 corresponding to the memory cell strings CS0 of the first group. The second bit line select signal BLS1 is kept high potential to keep the third select transistors Q3 corresponding to the memory cell strings CS1 of the second group off. For those memory cell strings to be inhibited of the memory cell strings CS0 of the first group (i.e., the threshold voltage of the corresponding first select transistors Q1 are higher than or equal to the threshold value), the
sense amplifier circuit 16 provides the second voltage V2, so that the voltage of the corresponding bit lines BL0 may be kept the first voltage V1. For those memory cell strings to be programmed of the memory cell strings CS0 of the first group (i.e., the threshold voltage of the corresponding first select transistors Q1 are lower than the threshold value), thesense amplifier circuit 16 provides the third voltage V3, so that the voltage of the corresponding bit lines BL0 may be reduced to the third voltage V3. Then, the string select line SSL is applied the program voltage Vpgm to program the first select transistors to be programmed. Since the corresponding third select transistors are kept off, the voltage of the bit lines BL1 are able to be kept the first voltage V1. That is, the first select transistors Q1 of the memory cell strings CS1 of the second group are inhibited. - The
memory devices control circuit 18 may include a number of sub-circuits to provide the signals. Besides, in some embodiments, the number of the first select transistors Q1 may be two or more. - In conclusion, during the pre-charging stage, the pre-charge circuits provide a high voltage pre-charge path to pre-charge the memory cell strings by the first voltage. During the programming stage, for the memory cell strings to be inhibited, the sense amplifier circuits provide the second voltage; for the memory cell strings to be programmed, the sense amplifier circuits provide the third voltage. Based on the first voltage is higher than the second voltage, and the second voltage is higher than the third voltage, it is possible to adjust the threshold voltage of the first select transistors efficiently, and to make more threshold of the first select transistors to meet the requirement. Additionally, since the difference between the voltage of the string select line and the bit line is reduced, the probability of the threshold voltage fluctuation of the first selected transistor Q1 is reduced thereby.
- While the invention has been described by way of example and in terms of the preferred embodiment(s), it is to be understood that the invention is not limited thereto. On the contrary, it is intended to cover various modifications and similar arrangements and procedures, and the scope of the appended claims therefore should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements and procedures.
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/841,688 US10304540B1 (en) | 2017-12-14 | 2017-12-14 | Memory device and operation method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/841,688 US10304540B1 (en) | 2017-12-14 | 2017-12-14 | Memory device and operation method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
US10304540B1 US10304540B1 (en) | 2019-05-28 |
US20190189220A1 true US20190189220A1 (en) | 2019-06-20 |
Family
ID=66636313
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/841,688 Active US10304540B1 (en) | 2017-12-14 | 2017-12-14 | Memory device and operation method thereof |
Country Status (1)
Country | Link |
---|---|
US (1) | US10304540B1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11004501B2 (en) * | 2019-06-26 | 2021-05-11 | Macronix International Co., Ltd. | Sensing a memory device |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100385229B1 (en) * | 2000-12-14 | 2003-05-27 | 삼성전자주식회사 | Nonvolatile semiconductor memory device capable of preventing program disturb due to a noise voltage induced at a string select line and program method thereof |
JP2010198698A (en) * | 2009-02-26 | 2010-09-09 | Toshiba Corp | Nonvolatile semiconductor memory |
KR101044540B1 (en) * | 2009-06-30 | 2011-06-27 | 주식회사 하이닉스반도체 | Semiconductor memory device and programming method thereof |
KR20120136533A (en) * | 2011-06-09 | 2012-12-20 | 에스케이하이닉스 주식회사 | Semiconductor device and operation method thereof |
KR20130115554A (en) | 2012-04-12 | 2013-10-22 | 에스케이하이닉스 주식회사 | Method of operating a semiconductor memory device |
JP2014002810A (en) * | 2012-06-18 | 2014-01-09 | Toshiba Corp | Nonvolatile semiconductor memory device |
JP2018125052A (en) * | 2017-01-31 | 2018-08-09 | 東芝メモリ株式会社 | Semiconductor storage device |
JP6779819B2 (en) * | 2017-03-22 | 2020-11-04 | キオクシア株式会社 | Semiconductor storage device |
-
2017
- 2017-12-14 US US15/841,688 patent/US10304540B1/en active Active
Also Published As
Publication number | Publication date |
---|---|
US10304540B1 (en) | 2019-05-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10090053B2 (en) | Apparatus, systems, and methods to operate a memory | |
US9910594B2 (en) | Apparatuses and methods for concurrently accessing multiple memory planes of a memory during a memory access operation | |
CN102947887B (en) | While in non-volatile memory device, multimode reads or checking | |
KR100559714B1 (en) | NAND flash memory device and method of programming the same | |
TWI550614B (en) | Semiconductor memory device | |
US8908430B2 (en) | Semiconductor device and method of operating the same | |
CN115620780A (en) | Semiconductor memory device and method of performing read operation in the same | |
US8934303B2 (en) | Semiconductor memory device and method of operating the same | |
US8625359B2 (en) | Programming method of flash memory device | |
US20080304326A1 (en) | Method of erasing in non-volatile memory device | |
US10803955B2 (en) | Semiconductor memory device | |
CN101627439A (en) | Programming non-volatile memory with reduced program disturb by removing pre-charg dependency on word line data | |
KR20110120468A (en) | Program method of semiconductor memory device | |
KR20160069450A (en) | NAND flash memory and reading method thereof | |
KR20130044693A (en) | Semiconductor memory device and method of the same | |
KR20180099012A (en) | Memory device and operating method thereof | |
US9672875B2 (en) | Methods and apparatuses for providing a program voltage responsive to a voltage determination | |
US11222705B2 (en) | Memory device and operating method of the memory device | |
US9424936B1 (en) | Current leakage reduction in 3D NAND memory | |
KR20150086933A (en) | Semiconductor memory device | |
US10304540B1 (en) | Memory device and operation method thereof | |
US8542532B2 (en) | Memory access method and flash memory using the same | |
US8514640B2 (en) | Nonvolatile semiconductor memory device | |
US9466375B1 (en) | Memory device and programming method thereof | |
US20120008419A1 (en) | Semiconductor memory device and method of operating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MACRONIX INTERNATIONAL CO., LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHIANG, CHIH-HE;LIU, YI-CHING;REEL/FRAME:044396/0829 Effective date: 20171002 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |