US20190115394A1 - Semiconductor structure and the method of making the same - Google Patents
Semiconductor structure and the method of making the same Download PDFInfo
- Publication number
- US20190115394A1 US20190115394A1 US15/807,528 US201715807528A US2019115394A1 US 20190115394 A1 US20190115394 A1 US 20190115394A1 US 201715807528 A US201715807528 A US 201715807528A US 2019115394 A1 US2019115394 A1 US 2019115394A1
- Authority
- US
- United States
- Prior art keywords
- layer
- substrate
- lower electrode
- metal silicide
- semiconductor structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 34
- 238000004519 manufacturing process Methods 0.000 title description 6
- 239000000758 substrate Substances 0.000 claims abstract description 45
- 229910052751 metal Inorganic materials 0.000 claims abstract description 44
- 239000002184 metal Substances 0.000 claims abstract description 44
- 229910021332 silicide Inorganic materials 0.000 claims abstract description 29
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims abstract description 29
- 238000009792 diffusion process Methods 0.000 claims abstract description 25
- 238000000034 method Methods 0.000 claims description 39
- 239000000463 material Substances 0.000 claims description 25
- 238000005530 etching Methods 0.000 claims description 9
- 239000003989 dielectric material Substances 0.000 claims description 5
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 3
- 238000006243 chemical reaction Methods 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 138
- 230000008569 process Effects 0.000 description 22
- 239000007772 electrode material Substances 0.000 description 15
- 238000010586 diagram Methods 0.000 description 5
- 229910052454 barium strontium titanate Inorganic materials 0.000 description 4
- 229910052451 lead zirconate titanate Inorganic materials 0.000 description 4
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 4
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 4
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 4
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 description 4
- 229910001928 zirconium oxide Inorganic materials 0.000 description 4
- 238000013500 data storage Methods 0.000 description 3
- 229910044991 metal oxide Inorganic materials 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 description 2
- 229910015846 BaxSr1-xTiO3 Inorganic materials 0.000 description 2
- 229910020696 PbZrxTi1−xO3 Inorganic materials 0.000 description 2
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- CEPICIBPGDWCRU-UHFFFAOYSA-N [Si].[Hf] Chemical compound [Si].[Hf] CEPICIBPGDWCRU-UHFFFAOYSA-N 0.000 description 2
- ILCYGSITMBHYNK-UHFFFAOYSA-N [Si]=O.[Hf] Chemical compound [Si]=O.[Hf] ILCYGSITMBHYNK-UHFFFAOYSA-N 0.000 description 2
- VNSWULZVUKFJHK-UHFFFAOYSA-N [Sr].[Bi] Chemical compound [Sr].[Bi] VNSWULZVUKFJHK-UHFFFAOYSA-N 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- KQHQLIAOAVMAOW-UHFFFAOYSA-N hafnium(4+) oxygen(2-) zirconium(4+) Chemical compound [O--].[O--].[O--].[O--].[Zr+4].[Hf+4] KQHQLIAOAVMAOW-UHFFFAOYSA-N 0.000 description 2
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(iv) oxide Chemical compound O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 2
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 2
- HFGPZNIAWCZYJU-UHFFFAOYSA-N lead zirconate titanate Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ti+4].[Zr+4].[Pb+2] HFGPZNIAWCZYJU-UHFFFAOYSA-N 0.000 description 2
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 2
- VEALVRVVWBQVSL-UHFFFAOYSA-N strontium titanate Chemical compound [Sr+2].[O-][Ti]([O-])=O VEALVRVVWBQVSL-UHFFFAOYSA-N 0.000 description 2
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 2
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 description 2
- NLXLAEXVIDQMFP-UHFFFAOYSA-N Ammonium chloride Substances [NH4+].[Cl-] NLXLAEXVIDQMFP-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 235000011114 ammonium hydroxide Nutrition 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 239000000155 melt Substances 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 239000005300 metallic glass Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 239000011241 protective layer Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/30—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors
-
- H01L27/2436—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
-
- H01L27/2463—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
-
- H01L45/1206—
-
- H01L45/1253—
-
- H01L45/145—
-
- H01L45/1675—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B99/00—Subject matter not provided for in other groups of this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/021—Formation of switching materials, e.g. deposition of layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/061—Shaping switching materials
- H10N70/063—Shaping switching materials by etching of pre-deposited switching material layers, e.g. lithography
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/24—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies
- H10N70/245—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies the species being metal cations, e.g. programmable metallization cells
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/253—Multistable switching devices, e.g. memristors having three or more electrodes, e.g. transistor-like devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/841—Electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
- H10N70/8833—Binary metal oxides, e.g. TaOx
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
- H10N70/8836—Complex metal oxides, e.g. perovskites, spinels
-
- H01L45/1608—
Definitions
- Embodiments of the invention generally relate to a semiconductor structure, and more particularly, to a transistor and a resistive random access memory (hereinafter abbreviated as RRAM) structure and the manufacturing method thereof.
- RRAM resistive random access memory
- Resistive random access memory has a simple structure, low operating voltage, high-speed, good endurance, and CMOS process compatibility. RRAM is the most promising alternative to provide a downsized replacement for traditional flash memory. RRAM is finding wide application in devices such as optical disks and non-volatile memory arrays.
- An RRAM cell stores data within a layer of material that can be induced to undergo a phase change.
- the phase change can be induced within all or part of the layer to switch between a high resistance state and a low resistance state.
- the resistance state can be queried and interpreted as representing either a “0” or a “1”.
- the data storage layer includes an amorphous metal oxide.
- a metallic bridge is induced to form across the data storage layer, which results in the low resistance state.
- the metallic bridge can be disrupted and the high resistance state restored by applying a short high current density pulse that melts or otherwise breaks down all or part of the metallic structure.
- the data storage layer quickly cools and remains in the high resistance state until the low resistance state is induced again.
- the present invention provides a semiconductor structure, the semiconductor structure includes a substrate having a diffusion region therein, a transistor structure located on the substrate, and a resistive random access memory (RRAM) located on the substrate, wherein the resistive random access memory comprises at least one metal silicide layer, the metal silicide layer contacts the diffusion region directly, and a lower electrode, a resistive switching layer and a top electrode sequentially located on the metal silicide layer.
- RRAM resistive random access memory
- the present invention further provides a method for fabricating a semiconductor structure, the method includes: a substrate is provided, having a diffusion region disposed therein, a transistor structure is formed on the substrate, and a resistive random access memory (RRAM) is formed on the substrate, wherein the resistive random access memory comprises at least one metal silicide layer, the metal silicide layer contacts the diffusion region directly, and a lower electrode, a resistive conversion layer and a top electrode sequentially formed on the metal silicide layer.
- RRAM resistive random access memory
- One of the features of the present invention is that the high-k dielectric layer of the transistor and the resistive switching layer in the RRAM are formed by the same material layer in the same step during the manufacturing process. So the completed transistor's high-k dielectric layer and RRAM's resistance switching layer have the same material.
- the present invention saves process steps and integrates the RRAM process with the transistor process.
- FIG. 1 , FIG. 2 , FIG. 3 , FIG. 4 and FIG. 5 illustrate the schematic diagrams of the process for forming a semiconductor structure according to a first embodiment of the present invention.
- FIG. 2A illustrates the schematic diagram of a semiconductor structure according to another embodiment of the present invention.
- FIG. 6 , FIG. 7 and FIG. 8 illustrate the schematic diagrams of the process for forming a semiconductor structure according to a second embodiment of the present invention.
- FIGS. 1, 2, 3, 4 and 5 show the schematic diagrams for fabricating a semiconductor structure according to a first preferred embodiment of the present invention.
- a substrate 10 is provided, such as a silicon substrate.
- a transistor region 12 and a memory region 14 that disposed adjacent to the transistor region 12 are defined on the substrate 10 .
- a transistor structure is predicted to be formed in the transistor region 12
- a resistive random access memory (RRAM) is formed in the memory region 14 .
- a diffusion region 16 is formed in the substrate 10 , such as an N-type diffusion region or a P-type diffusion region. The diffusion region 16 is located in the substrate 10 within the memory region 14 and in the substrate 10 within the transistor region 12 simultaneously.
- a metal layer 20 , a lower electrode material layer 22 and a patterned mask layer 24 are sequentially formed on the substrate 10 .
- the metal layer 20 includes metal materials such as titanium or tantalum
- the lower electrode material layer 22 includes such as a titanium nitride layer or tantalum nitride layer
- the patterned mask layer 24 defines the position of the RRAM that formed within the memory region 14 in the following steps.
- the patterned mask layer 24 is used as a protective layer, and an etching process is performed, to remove parts of the lower electrode material layer 22 and the metal layer 20 that not covered by the patterned mask layer 24 .
- An annealing step P 1 is then carried out to convert the metal layer 20 that directly contacting the substrate 10 into a metal silicide layer 30 , so as to form the structure shown in FIG. 2 .
- the metal silicide layer 30 contacts the diffusion region 16 directly.
- the metal silicide layer 30 and the lower electrode material layer 22 are formed by an etching process, so that the sidewall of the metal silicide layer 30 and the sidewall of the lower electrode material layer 22 are aligned with each other.
- the method and materials for forming each element described in FIG. 1 and FIG. 2 are well known to those skilled in the art, and thus are not described here.
- the patterning process (such as the etching process) is performed through a self-aligned process. In other words, this process removes parts of the lower electrode material layer 22 and the metal layer 20 by a vertical etching process. Therefore, the patterned lower electrode material layer 22 may cover the sidewalls of the metal silicide layer 30 , it is also within the scope of the present invention. However, the subsequent steps are continued with the structure shown in FIG. 2 .
- the high-k dielectric layer 42 comprises such a dielectric material layer having a dielectric constant (k value) larger than 4 such as metallic oxide, hafnium oxide (HfO 2 ), hafnium silicon oxide (HfSiO 4 ), hafnium silicon oxynitride (HfSiON), aluminum oxide (Al 2 O 3 ), lanthanum oxide (La 2 O 3 ), tantalum oxide (Ta 2 O 5 ), yttrium oxide (Y 2 O 3 ), zirconium oxide (ZrO 2 ), strontium titanate oxide (SrTiO 3 ), zirconium silicon oxide (ZrSiO 4 ), hafnium zirconium oxide (HfZrO 4 ), strontium bismuth tantalate (SrBi 2 Ta2O 9
- the high-k dielectric layer 42 is located not only on the substrate 10 within the transistor region 12 , but also on the lower electrode material layer 22 within the memory region 14 . Therefore, in the following steps, the high-k dielectric layer 42 can be used not only as a high-k dielectric layer in the transistor, but also used as a resistance switching layer in a RRAM structure (typically, a RRAM includes at least one lower electrode, a resistance switching layer and upper electrode). In other words, it is not necessary to form a resistive switching layer of RRAM by other processes, it can simplify overall process steps.
- the material of the metal layer 44 mentioned above includes such as a titanium nitride layer, a tantalum nitride layer or other suitable materials, but the present invention is not limited thereto.
- the metal layer 44 located within the transistor region 12 covers on the high-k dielectric layer 42 , the metal layer 44 can be used as a bottom barrier layer of the transistor, and a portion of the metal layer 44 that covers the high-k dielectric constant layer 42 (the high-k dielectric layer 42 is also the resistive switching layer of the RRAM) within the memory region 14 can be used as the upper electrode of the RRAM.
- the patterned mask layer 46 defines the position of the following-formed transistor gate and the position of the RRAM.
- an etching step is performed, to remove parts of the metal layer 44 and the high-k dielectric layer 42 , and to define the pattern of the RRAM 50 in the memory region 14 .
- the remaining high-k dielectric layer is defined as the resistance switching layer 43 .
- the resistance switching layer 43 may has a flat cross-section structure or a reverse U-shaped cross-section structure.
- the remaining patterned mask layer 46 is subsequently removed and a gate material layer 48 is formed at the top portion of the metal layer 44 within the transistor region 12 .
- the gate material layer 48 includes such as a polysilicon layer, but is not limited thereto.
- the high-k dielectric layer 42 , the metal layer 44 and the gate material layer 48 constitute a gate structure 52 . It is noteworthy that in the conventional process, the RRAM is usually formed on a contact structure, but in the present invention, the RRAM 50 is formed on the surface of the substrate 10 , and directly contacts the diffusion region 16 .
- an ion implantation process is performed in the substrate 10 around the gate structure 52 , to form source/drain regions 54 in the substrate 10 on both sides of the gate structure 52 .
- one side of the source/drain regions 54 overlaps the diffusion region 16 directly. That is, as shown in FIG. 5 , one of the source/drain regions 54 contacts the diffusion region 16 directly, but the concentrations of the implanted ions of the source/drain region 54 and the diffusion region 16 may be different.
- the source/drain regions 54 may also be directly formed in the substrate 10 after the diffusion region 16 is completed, it is also be within the scope of the present invention.
- a dielectric layer 60 is formed on the substrate 10 , and a plurality of contact structures 62 are formed in the dielectric layer 60 , the contact structures 62 electrically connecting the RRAM 50 , the gate structure 52 and the source/drain region 54 .
- the material of the dielectric layer 60 includes such as silicon oxide or silicon nitride, and the material of the contact structure 62 includes materials having good conductivity, such as tungsten, etc., but the present invention is not limited thereto.
- the contact structure 62 may be used as a selection line of a semiconductor device (e.g., the contact structure 62 A in FIG.
- a word line e.g., the contact structure 62 B in FIG. 5
- a bit line e.g., the contact structure 62 C in FIG. 5
- FIG. 6 , FIG. 7 and FIG. 8 show the schematic diagrams for fabricating a semiconductor structure according to a second preferred embodiment of the present invention.
- the substrate 10 is first provided, a transistor region 12 and a memory region 14 are defined on the substrate 10 , and a diffusion region 16 is formed in the substrate 10 .
- a patterned metal silicide layer 30 and a lower electrode material layer 22 are formed in the memory region 14 .
- the process is same as that shown in FIG. 2 of the first preferred embodiment. Therefore, the manufacturing method and material properties of each element is not repeated.
- a dummy gate (not shown) comprising a dielectric layer and a polysilicon material is then formed in the transistor region 12 and the memory region 14 , a contact etching stop layer (not shown) is formed to cover the dummy gate, and a dielectric layer 120 comprising tetraethyl orthosilicate (TEOS) is formed on the contact etching stop layer. Thereafter, a replacement process can be performed.
- a dummy gate comprising a dielectric layer and a polysilicon material is then formed in the transistor region 12 and the memory region 14
- a contact etching stop layer (not shown) is formed to cover the dummy gate
- a dielectric layer 120 comprising tetraethyl orthosilicate (TEOS) is formed on the contact etching stop layer.
- TEOS tetraethyl orthosilicate
- parts of the dielectric layer 120 and the contact etching stop layer are planarized, and a selective dry etching or wet etching process is performed, such as using the ammonia solution (NH 4 OH) or the tetramethylammonium hydroxide (TMAH) to remove the polysilicon material in each dummy gate, so that a first opening 121 and a second opening 122 are formed in the dielectric layer 120 .
- the first opening 121 is located within the transistor region 12 , exposes a portion of the substrate 10
- the second opening 122 is located within the memory region 14 , exposes the lower electrode material layer 22 .
- the size of the second opening 122 is same as the size of the lower electrode material layer 22 .
- the position of the first opening 121 defines the position of the following-formed transistor
- the position of the second opening 122 defines the position of the RRAM.
- other material layers formed in the following steps will be formed in the first opening 121 and the second opening 122 .
- the dielectric layer 120 is firstly formed on the substrate 10 , it is preferable that the source/drain region 154 has been formed in the substrate before the dielectric layer 120 is formed, to prevent the source/drain region 154 cannot be formed in the substrate 10 easily after the dielectric layer 120 is formed.
- a high-k dielectric layer 142 is formed, the high-k dielectric layer 142 is filled into the first opening 121 and the second opening 122 respectively.
- the high-k dielectric layer 142 comprises the same material as that of the high-k dielectric layer 42 mentioned above, including a dielectric material layer having a dielectric constant (k value) larger than 4, such as metallic oxide, hafnium oxide (HfO 2 ), hafnium silicon oxide (HfSiO 4 ), hafnium silicon oxynitride (HfSiON), aluminum oxide (Al 2 O 3 ), lanthanum oxide (La 2 O 3 ), tantalum oxide (Ta 2 O 5 ), yttrium oxide (Y 2 O 3 ), zirconium oxide (ZrO 2 ), strontium titanate oxide (SrTiO 3 ), zirconium silicon oxide (ZrSiO 4 ), hafnium zirconium oxide (HfZrO 4 ), strontium bismuth tantalate (SrBi 2 Ta2O 9 , SBT), lead zirconate titanate (PbZrxTi 1-x O 3 , PZT), bar
- the present embodiment is characterized in that the high-k dielectric layer 142 is not only used as a high-k dielectric layer of the transistor, but also be used as a resistance switching layer of the RRAM. So the process steps can be simplified, the process for forming the RRAM can be integrated in the process for forming the transistor.
- the flat metal silicide layer 30 and the lower electrode material layer 22 are formed firstly, and the dielectric layer 120 is then formed.
- the metal silicide layer 30 and the lower electrode material layer 22 may be formed in the opening of the dielectric layer 120 after the dielectric layer 120 is formed.
- the lower electrode material layer 22 may has an U-shaped cross section structure. This embodiment is also within the scope of the present invention.
- a metal layer 144 and a conductive layer 146 are sequentially formed to fill the first opening 121 and the second opening 122 .
- a planarization step P 2 is then performed to remove the extra conductive layer 146 , the metal layer 144 , and the high-k dielectric layer 142 on the surface of the dielectric layer 120 respectively, and form the RRAM 150 and the gate structure 152 respectively.
- the high-k dielectric layer remaining in the memory region 14 is defined as the resistance switching layer 143 , and the resistance switching layer 143 has an U-shaped cross-sectional structure. It is to be noted that a top surface 150 a of the RRAM 150 and a top surface 152 a of the gate structure 152 are on a same level.
- at least one contact structure 156 is formed in the dielectric layer 120 , and the contact structure 156 is electrically connected to the source/drain region 154 .
- a dielectric layer 160 is formed on the dielectric layer 120 , and a plurality of contact structures 162 are formed in the dielectric layer 160 .
- the contact structures 162 electrically connect the RRAM 150 , the gate structure 152 and the contact structures 156 described above.
- the contact structure 162 may be used as a selection line (e.g., the contact structure 162 A in FIG. 8 ) of the semiconductor device, a word line (e.g., the contact structure 162 B in FIG. 8 ) of the semiconductor device, or a bit line (e.g., the contact structure 162 C in FIG. 8 .) of the semiconductor device.
- the semiconductor structure in which the present invention integrates the transistor and the RRAM has been completed.
- the semiconductor structure formed on the substrate 10 includes the diffusion region 16 located in the substrate 10 , the transistor 52 located on the substrate 10 , and the resistive random access memory (RRAM) 50 located on the substrate 10 .
- the RRAM 50 comprises a metal silicide layer 30 contacting the diffusion region 16 directly.
- a lower electrode 22 , a resistive switching layer 43 and an upper electrode 44 are sequentially located on the metal silicide layer 30 .
- the resistance switching layer 143 has an U-shaped cross section structure.
- One of the features of the present invention is that the high-k dielectric layer of the transistor and the resistive switching layer in the RRAM are formed by the same material layer in the same step during the manufacturing process. So the completed transistor's high-k dielectric layer and RRAM's resistance switching layer have the same material.
- the present invention saves process steps and integrates the RRAM process with the transistor process.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- High Energy & Nuclear Physics (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Ceramic Engineering (AREA)
- Toxicology (AREA)
- Health & Medical Sciences (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
- Embodiments of the invention generally relate to a semiconductor structure, and more particularly, to a transistor and a resistive random access memory (hereinafter abbreviated as RRAM) structure and the manufacturing method thereof.
- Resistive random access memory (RRAM) has a simple structure, low operating voltage, high-speed, good endurance, and CMOS process compatibility. RRAM is the most promising alternative to provide a downsized replacement for traditional flash memory. RRAM is finding wide application in devices such as optical disks and non-volatile memory arrays.
- An RRAM cell stores data within a layer of material that can be induced to undergo a phase change. The phase change can be induced within all or part of the layer to switch between a high resistance state and a low resistance state. The resistance state can be queried and interpreted as representing either a “0” or a “1”. In a typical RRAM cell, the data storage layer includes an amorphous metal oxide. Upon application of a sufficient voltage, a metallic bridge is induced to form across the data storage layer, which results in the low resistance state. The metallic bridge can be disrupted and the high resistance state restored by applying a short high current density pulse that melts or otherwise breaks down all or part of the metallic structure. The data storage layer quickly cools and remains in the high resistance state until the low resistance state is induced again.
- The present invention provides a semiconductor structure, the semiconductor structure includes a substrate having a diffusion region therein, a transistor structure located on the substrate, and a resistive random access memory (RRAM) located on the substrate, wherein the resistive random access memory comprises at least one metal silicide layer, the metal silicide layer contacts the diffusion region directly, and a lower electrode, a resistive switching layer and a top electrode sequentially located on the metal silicide layer.
- The present invention further provides a method for fabricating a semiconductor structure, the method includes: a substrate is provided, having a diffusion region disposed therein, a transistor structure is formed on the substrate, and a resistive random access memory (RRAM) is formed on the substrate, wherein the resistive random access memory comprises at least one metal silicide layer, the metal silicide layer contacts the diffusion region directly, and a lower electrode, a resistive conversion layer and a top electrode sequentially formed on the metal silicide layer.
- One of the features of the present invention is that the high-k dielectric layer of the transistor and the resistive switching layer in the RRAM are formed by the same material layer in the same step during the manufacturing process. So the completed transistor's high-k dielectric layer and RRAM's resistance switching layer have the same material. The present invention saves process steps and integrates the RRAM process with the transistor process.
- These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
-
FIG. 1 ,FIG. 2 ,FIG. 3 ,FIG. 4 andFIG. 5 illustrate the schematic diagrams of the process for forming a semiconductor structure according to a first embodiment of the present invention. -
FIG. 2A illustrates the schematic diagram of a semiconductor structure according to another embodiment of the present invention. -
FIG. 6 ,FIG. 7 andFIG. 8 illustrate the schematic diagrams of the process for forming a semiconductor structure according to a second embodiment of the present invention. - To provide a better understanding of the present invention to users skilled in the technology of the present invention, preferred embodiments are detailed as follows. The preferred embodiments of the present invention are illustrated in the accompanying drawings with numbered elements to clarify the contents and the effects to be achieved.
- Please note that the figures are only for illustration and the figures may not be to scale. The scale may be further modified according to different design considerations. When referring to the words “up” or “down” that describe the relationship between components in the text, it is well known in the art and should be clearly understood that these words refer to relative positions that can be inverted to obtain a similar structure, and these structures should therefore not be precluded from the scope of the claims in the present invention.
- Please refer to
FIGS. 1, 2, 3, 4 and 5 , these figures show the schematic diagrams for fabricating a semiconductor structure according to a first preferred embodiment of the present invention. Firstly, as shown inFIG. 1 , asubstrate 10 is provided, such as a silicon substrate. Atransistor region 12 and amemory region 14 that disposed adjacent to thetransistor region 12 are defined on thesubstrate 10. In the following steps, a transistor structure is predicted to be formed in thetransistor region 12, and a resistive random access memory (RRAM) is formed in thememory region 14. Adiffusion region 16 is formed in thesubstrate 10, such as an N-type diffusion region or a P-type diffusion region. Thediffusion region 16 is located in thesubstrate 10 within thememory region 14 and in thesubstrate 10 within thetransistor region 12 simultaneously. Next, ametal layer 20, a lowerelectrode material layer 22 and a patternedmask layer 24 are sequentially formed on thesubstrate 10. Themetal layer 20 includes metal materials such as titanium or tantalum, the lowerelectrode material layer 22 includes such as a titanium nitride layer or tantalum nitride layer, and thepatterned mask layer 24 defines the position of the RRAM that formed within thememory region 14 in the following steps. - Next, please refer to
FIG. 2 , thepatterned mask layer 24 is used as a protective layer, and an etching process is performed, to remove parts of the lowerelectrode material layer 22 and themetal layer 20 that not covered by thepatterned mask layer 24. An annealing step P1 is then carried out to convert themetal layer 20 that directly contacting thesubstrate 10 into ametal silicide layer 30, so as to form the structure shown inFIG. 2 . In addition, themetal silicide layer 30 contacts thediffusion region 16 directly. In the present embodiment, themetal silicide layer 30 and the lowerelectrode material layer 22 are formed by an etching process, so that the sidewall of themetal silicide layer 30 and the sidewall of the lowerelectrode material layer 22 are aligned with each other. The method and materials for forming each element described inFIG. 1 andFIG. 2 are well known to those skilled in the art, and thus are not described here. - In another embodiment of the present invention, please refer to
FIG. 2A , before themetal silicide layer 30 is formed, the patterning process (such as the etching process) is performed through a self-aligned process. In other words, this process removes parts of the lowerelectrode material layer 22 and themetal layer 20 by a vertical etching process. Therefore, the patterned lowerelectrode material layer 22 may cover the sidewalls of themetal silicide layer 30, it is also within the scope of the present invention. However, the subsequent steps are continued with the structure shown inFIG. 2 . - Next, as shown in
FIG. 3 , a high-kdielectric layer 42, ametal layer 44 and apatterned mask layer 46 are sequentially formed in thetransistor region 12 and thememory region 14. The high-kdielectric layer 42 comprises such a dielectric material layer having a dielectric constant (k value) larger than 4 such as metallic oxide, hafnium oxide (HfO2), hafnium silicon oxide (HfSiO4), hafnium silicon oxynitride (HfSiON), aluminum oxide (Al2O3), lanthanum oxide (La2O3), tantalum oxide (Ta2O5), yttrium oxide (Y2O3), zirconium oxide (ZrO2), strontium titanate oxide (SrTiO3), zirconium silicon oxide (ZrSiO4), hafnium zirconium oxide (HfZrO4), strontium bismuth tantalate (SrBi2Ta2O9, SBT), lead zirconate titanate (PbZrxTi1-xO3, PZT), barium strontium titanate (BaxSr1-xTiO3, BST) or a combination thereof. One feature of the present invention is that the high-kdielectric layer 42 is located not only on thesubstrate 10 within thetransistor region 12, but also on the lowerelectrode material layer 22 within thememory region 14. Therefore, in the following steps, the high-kdielectric layer 42 can be used not only as a high-k dielectric layer in the transistor, but also used as a resistance switching layer in a RRAM structure (typically, a RRAM includes at least one lower electrode, a resistance switching layer and upper electrode). In other words, it is not necessary to form a resistive switching layer of RRAM by other processes, it can simplify overall process steps. - The material of the
metal layer 44 mentioned above includes such as a titanium nitride layer, a tantalum nitride layer or other suitable materials, but the present invention is not limited thereto. Themetal layer 44 located within thetransistor region 12 covers on the high-kdielectric layer 42, themetal layer 44 can be used as a bottom barrier layer of the transistor, and a portion of themetal layer 44 that covers the high-k dielectric constant layer 42 (the high-kdielectric layer 42 is also the resistive switching layer of the RRAM) within thememory region 14 can be used as the upper electrode of the RRAM. The patternedmask layer 46 defines the position of the following-formed transistor gate and the position of the RRAM. - Next, as shown in
FIG. 4 , an etching step is performed, to remove parts of themetal layer 44 and the high-kdielectric layer 42, and to define the pattern of theRRAM 50 in thememory region 14. At this step, the remaining high-k dielectric layer is defined as theresistance switching layer 43. According to different embodiments, theresistance switching layer 43 may has a flat cross-section structure or a reverse U-shaped cross-section structure. In addition, the remainingpatterned mask layer 46 is subsequently removed and agate material layer 48 is formed at the top portion of themetal layer 44 within thetransistor region 12. Thegate material layer 48 includes such as a polysilicon layer, but is not limited thereto. The high-kdielectric layer 42, themetal layer 44 and thegate material layer 48 constitute agate structure 52. It is noteworthy that in the conventional process, the RRAM is usually formed on a contact structure, but in the present invention, theRRAM 50 is formed on the surface of thesubstrate 10, and directly contacts thediffusion region 16. - As shown in
FIG. 5 , after thegate structure 52 and theRRAM 50 are completed, an ion implantation process is performed in thesubstrate 10 around thegate structure 52, to form source/drain regions 54 in thesubstrate 10 on both sides of thegate structure 52. It is noteworthy that one side of the source/drain regions 54 overlaps thediffusion region 16 directly. That is, as shown inFIG. 5 , one of the source/drain regions 54 contacts thediffusion region 16 directly, but the concentrations of the implanted ions of the source/drain region 54 and thediffusion region 16 may be different. It is to be noted that in other embodiments of the present invention, the source/drain regions 54 may also be directly formed in thesubstrate 10 after thediffusion region 16 is completed, it is also be within the scope of the present invention. - In the following steps, please still refer to
FIG. 5 , a dielectric layer 60 is formed on thesubstrate 10, and a plurality ofcontact structures 62 are formed in the dielectric layer 60, thecontact structures 62 electrically connecting theRRAM 50, thegate structure 52 and the source/drain region 54. The material of the dielectric layer 60 includes such as silicon oxide or silicon nitride, and the material of thecontact structure 62 includes materials having good conductivity, such as tungsten, etc., but the present invention is not limited thereto. Depending on the position of thecontact structure 62, thecontact structure 62 may be used as a selection line of a semiconductor device (e.g., thecontact structure 62A inFIG. 5 ), a word line (e.g., thecontact structure 62B inFIG. 5 ) of a semiconductor device, or a bit line (e.g., thecontact structure 62C inFIG. 5 ) of a semiconductor device. At this step, the semiconductor structure that integrating the transistor and the RRAM has been completed. - The following description will detail the different embodiments of the semiconductor structure and the manufacturing method of the present invention. To simplify the description, the following description will detail the dissimilarities among the different embodiments and the identical features will not be redundantly described. In order to compare the differences between the embodiments easily, the identical components in each of the following embodiments are marked with identical symbols.
- Please refer to
FIG. 6 ,FIG. 7 andFIG. 8 , these figures show the schematic diagrams for fabricating a semiconductor structure according to a second preferred embodiment of the present invention. In the second embodiment of the present invention, as shown inFIG. 6 , thesubstrate 10 is first provided, atransistor region 12 and amemory region 14 are defined on thesubstrate 10, and adiffusion region 16 is formed in thesubstrate 10. Next, a patternedmetal silicide layer 30 and a lowerelectrode material layer 22 are formed in thememory region 14. Until this step, the process is same as that shown inFIG. 2 of the first preferred embodiment. Therefore, the manufacturing method and material properties of each element is not repeated. The difference between this embodiment and the first preferred embodiment is that after themetal silicide layer 30 and the lowerelectrode material layer 22 are formed, in the embodiment, a dummy gate (not shown) comprising a dielectric layer and a polysilicon material is then formed in thetransistor region 12 and thememory region 14, a contact etching stop layer (not shown) is formed to cover the dummy gate, and adielectric layer 120 comprising tetraethyl orthosilicate (TEOS) is formed on the contact etching stop layer. Thereafter, a replacement process can be performed. More precisely, parts of thedielectric layer 120 and the contact etching stop layer are planarized, and a selective dry etching or wet etching process is performed, such as using the ammonia solution (NH4OH) or the tetramethylammonium hydroxide (TMAH) to remove the polysilicon material in each dummy gate, so that afirst opening 121 and asecond opening 122 are formed in thedielectric layer 120. Thefirst opening 121 is located within thetransistor region 12, exposes a portion of thesubstrate 10, thesecond opening 122 is located within thememory region 14, exposes the lowerelectrode material layer 22. Preferably, the size of thesecond opening 122 is same as the size of the lowerelectrode material layer 22. More specifically, the position of thefirst opening 121 defines the position of the following-formed transistor, and the position of thesecond opening 122 defines the position of the RRAM. In other words, other material layers formed in the following steps will be formed in thefirst opening 121 and thesecond opening 122. - In addition, in the present embodiment, since the
dielectric layer 120 is firstly formed on thesubstrate 10, it is preferable that the source/drain region 154 has been formed in the substrate before thedielectric layer 120 is formed, to prevent the source/drain region 154 cannot be formed in thesubstrate 10 easily after thedielectric layer 120 is formed. Next, a high-k dielectric layer 142 is formed, the high-k dielectric layer 142 is filled into thefirst opening 121 and thesecond opening 122 respectively. The high-k dielectric layer 142 comprises the same material as that of the high-k dielectric layer 42 mentioned above, including a dielectric material layer having a dielectric constant (k value) larger than 4, such as metallic oxide, hafnium oxide (HfO2), hafnium silicon oxide (HfSiO4), hafnium silicon oxynitride (HfSiON), aluminum oxide (Al2O3), lanthanum oxide (La2O3), tantalum oxide (Ta2O5), yttrium oxide (Y2O3), zirconium oxide (ZrO2), strontium titanate oxide (SrTiO3), zirconium silicon oxide (ZrSiO4), hafnium zirconium oxide (HfZrO4), strontium bismuth tantalate (SrBi2Ta2O9, SBT), lead zirconate titanate (PbZrxTi1-xO3, PZT), barium strontium titanate (BaxSr1-xTiO3, BST) or a combination thereof. The present embodiment is characterized in that the high-k dielectric layer 142 is not only used as a high-k dielectric layer of the transistor, but also be used as a resistance switching layer of the RRAM. So the process steps can be simplified, the process for forming the RRAM can be integrated in the process for forming the transistor. - In addition, in the above embodiment, the flat
metal silicide layer 30 and the lowerelectrode material layer 22 are formed firstly, and thedielectric layer 120 is then formed. However, in other embodiments of the present invention, themetal silicide layer 30 and the lowerelectrode material layer 22 may be formed in the opening of thedielectric layer 120 after thedielectric layer 120 is formed. In this case, the lowerelectrode material layer 22 may has an U-shaped cross section structure. This embodiment is also within the scope of the present invention. - As shown in
FIG. 7 , ametal layer 144 and aconductive layer 146 are sequentially formed to fill thefirst opening 121 and thesecond opening 122. A planarization step P2 is then performed to remove the extraconductive layer 146, themetal layer 144, and the high-k dielectric layer 142 on the surface of thedielectric layer 120 respectively, and form theRRAM 150 and thegate structure 152 respectively. The high-k dielectric layer remaining in thememory region 14 is defined as the resistance switching layer 143, and the resistance switching layer 143 has an U-shaped cross-sectional structure. It is to be noted that atop surface 150a of theRRAM 150 and atop surface 152a of thegate structure 152 are on a same level. In addition, at least onecontact structure 156 is formed in thedielectric layer 120, and thecontact structure 156 is electrically connected to the source/drain region 154. - Finally, as shown in
FIG. 8 , adielectric layer 160 is formed on thedielectric layer 120, and a plurality ofcontact structures 162 are formed in thedielectric layer 160. Thecontact structures 162 electrically connect theRRAM 150, thegate structure 152 and thecontact structures 156 described above. Depending on the position of thecontact structure 162, thecontact structure 162 may be used as a selection line (e.g., thecontact structure 162A inFIG. 8 ) of the semiconductor device, a word line (e.g., thecontact structure 162B inFIG. 8 ) of the semiconductor device, or a bit line (e.g., thecontact structure 162C inFIG. 8 .) of the semiconductor device. At this step, the semiconductor structure in which the present invention integrates the transistor and the RRAM has been completed. - In the semiconductor structure of the present invention, please refer to
FIG. 5 , the semiconductor structure formed on thesubstrate 10, the semiconductor structure includes thediffusion region 16 located in thesubstrate 10, thetransistor 52 located on thesubstrate 10, and the resistive random access memory (RRAM) 50 located on thesubstrate 10. TheRRAM 50 comprises ametal silicide layer 30 contacting thediffusion region 16 directly. And alower electrode 22, aresistive switching layer 43 and anupper electrode 44 are sequentially located on themetal silicide layer 30. In other embodiments, please refer toFIG. 8 , since partial material layers are formed in the opening, the resistance switching layer 143 has an U-shaped cross section structure. One of the features of the present invention is that the high-k dielectric layer of the transistor and the resistive switching layer in the RRAM are formed by the same material layer in the same step during the manufacturing process. So the completed transistor's high-k dielectric layer and RRAM's resistance switching layer have the same material. The present invention saves process steps and integrates the RRAM process with the transistor process. - Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.
Claims (20)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710953109 | 2017-10-13 | ||
CN201710953109.0 | 2017-10-13 | ||
CN201710953109.0A CN109671736B (en) | 2017-10-13 | 2017-10-13 | Semiconductor structure and manufacturing method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
US20190115394A1 true US20190115394A1 (en) | 2019-04-18 |
US10283564B1 US10283564B1 (en) | 2019-05-07 |
Family
ID=66096669
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/807,528 Active US10283564B1 (en) | 2017-10-13 | 2017-11-08 | Semiconductor structure and the method of making the same |
Country Status (2)
Country | Link |
---|---|
US (1) | US10283564B1 (en) |
CN (1) | CN109671736B (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112054118A (en) * | 2019-06-07 | 2020-12-08 | 台湾积体电路制造股份有限公司 | Integrated chip and forming method thereof |
CN113782669A (en) * | 2020-08-24 | 2021-12-10 | 台湾积体电路制造股份有限公司 | Memory device and method of manufacturing the same |
US20220393105A1 (en) * | 2021-06-08 | 2022-12-08 | Microchip Technology Incorporated | Resistive random access memory (rram) cells and methods of construction |
US20230240161A1 (en) * | 2022-01-26 | 2023-07-27 | United Microelectronics Corp. | Semiconductor memory device and fabrication method thereof |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11038101B2 (en) * | 2017-11-21 | 2021-06-15 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure having a phase change memory device |
US10580977B2 (en) * | 2018-07-24 | 2020-03-03 | International Business Machines Corporation | Tightly integrated 1T1R ReRAM for planar technology |
US10651378B1 (en) | 2018-10-25 | 2020-05-12 | International Business Machines Corporation | Resistive random-access memory |
TWI709166B (en) * | 2019-10-05 | 2020-11-01 | 華邦電子股份有限公司 | Resistive random access memory array and manufacturing method thereof |
CN113130737B (en) * | 2019-12-30 | 2022-02-22 | 联芯集成电路制造(厦门)有限公司 | Resistive memory structure and manufacturing method thereof |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101626954B1 (en) * | 2010-03-29 | 2016-06-03 | 삼성전자주식회사 | Method for manufacturing capacitor of semiconductor device and capacitor of semiconductor device manufactured thereby |
JP5696378B2 (en) * | 2010-06-15 | 2015-04-08 | ソニー株式会社 | Manufacturing method of storage device |
US9023699B2 (en) | 2012-12-20 | 2015-05-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Resistive random access memory (RRAM) structure and method of making the RRAM structure |
CN104733609B (en) * | 2013-12-20 | 2018-07-06 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof, Memister |
US9178000B1 (en) | 2014-04-29 | 2015-11-03 | Intermolecular, Inc. | Resistive random access memory cells having shared electrodes with transistor devices |
US9978938B2 (en) * | 2015-11-13 | 2018-05-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Resistive RAM structure and method of fabrication thereof |
-
2017
- 2017-10-13 CN CN201710953109.0A patent/CN109671736B/en active Active
- 2017-11-08 US US15/807,528 patent/US10283564B1/en active Active
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112054118A (en) * | 2019-06-07 | 2020-12-08 | 台湾积体电路制造股份有限公司 | Integrated chip and forming method thereof |
CN113782669A (en) * | 2020-08-24 | 2021-12-10 | 台湾积体电路制造股份有限公司 | Memory device and method of manufacturing the same |
US20220393105A1 (en) * | 2021-06-08 | 2022-12-08 | Microchip Technology Incorporated | Resistive random access memory (rram) cells and methods of construction |
US12010932B2 (en) * | 2021-06-08 | 2024-06-11 | Microchip Technology Incorporated | Resistive random access memory (RRAM) cells and methods of construction |
US20230240161A1 (en) * | 2022-01-26 | 2023-07-27 | United Microelectronics Corp. | Semiconductor memory device and fabrication method thereof |
Also Published As
Publication number | Publication date |
---|---|
CN109671736A (en) | 2019-04-23 |
US10283564B1 (en) | 2019-05-07 |
CN109671736B (en) | 2022-09-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10283564B1 (en) | Semiconductor structure and the method of making the same | |
US11437084B2 (en) | Embedded ferroelectric memory cell | |
KR101671632B1 (en) | An improved resistive random access memory (rram) structure | |
CN110957343B (en) | Integrated chip and method for forming integrated chip | |
US10269868B1 (en) | Semiconductor structure and the method of making the same | |
CN108400130B (en) | Semiconductor device with a plurality of semiconductor chips | |
US10833087B2 (en) | Semiconductor devices including transistors comprising a charge trapping material, and related systems and methods | |
US9583641B1 (en) | Semiconductor device and manufacturing method thereof | |
US10147726B1 (en) | Semiconductor device and method for fabricating the same | |
EP3790065A1 (en) | Method of forming resistive random access memory cell | |
US10121827B1 (en) | Semiconductor structure and the method of making the same | |
US11716912B2 (en) | Method of forming multi-bit resistive random access memory cell | |
US11522129B2 (en) | Semiconductor structure and manufacturing method thereof | |
CN114864590A (en) | Memory element and manufacturing method thereof | |
US20230380148A1 (en) | Semiconductor device and method for fabricating the same | |
US11882699B2 (en) | Silicon-oxide-nitride-oxide-silicon (SONOS) memory cell for FINFET and forming method thereof | |
CN219269471U (en) | Semiconductor device with a semiconductor device having a plurality of semiconductor chips | |
US11778814B2 (en) | One-time programmable memory device | |
US11818966B2 (en) | Resistive random access memory and manufacturing method thereof | |
US20230232621A1 (en) | Memory device and method for manufacturing the same using hard mask | |
CN117337038A (en) | Semiconductor element and manufacturing method thereof | |
TWI527093B (en) | Semiconductor structure and process thereof | |
CN115440671A (en) | One-time programmable memory element and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: UNITED MICROELECTRONICS CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIU, CHIH-CHIEN;HSIEH, CHAO-CHING;YANG, YU-RU;AND OTHERS;REEL/FRAME:044077/0183 Effective date: 20171106 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |