US20180350780A1 - An Electronic Device Package - Google Patents

An Electronic Device Package Download PDF

Info

Publication number
US20180350780A1
US20180350780A1 US16/047,688 US201816047688A US2018350780A1 US 20180350780 A1 US20180350780 A1 US 20180350780A1 US 201816047688 A US201816047688 A US 201816047688A US 2018350780 A1 US2018350780 A1 US 2018350780A1
Authority
US
United States
Prior art keywords
electronic device
device package
layer
carrier
dielectric layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US16/047,688
Inventor
Edward Fuergut
Holger Doepke
Olaf Hohlfeld
Michael Juerss
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Priority to US16/047,688 priority Critical patent/US20180350780A1/en
Assigned to INFINEON TECHNOLOGIES AG reassignment INFINEON TECHNOLOGIES AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: DOEPKE, HOLGER, FUERGUT, EDWARD, JUERSS, MICHAEL, HOHLFELD, OLAF
Publication of US20180350780A1 publication Critical patent/US20180350780A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/52—Mounting semiconductor bodies in containers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293—Organic, e.g. plastic
    • H01L23/295—Organic, e.g. plastic containing a filler
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135—Double encapsulation or coating and encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/49—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions wire-like arrangements or pins or rods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/28—Applying non-metallic protective coatings
    • H05K3/282—Applying non-metallic protective coatings for inhibiting the corrosion of the circuit, e.g. for preserving the solderability
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/28—Applying non-metallic protective coatings
    • H05K3/284—Applying non-metallic protective coatings for encapsulating mounted components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
    • H01L2224/0346—Plating
    • H01L2224/03462—Electroplating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H01L2224/48476—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
    • H01L2224/48491—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being an additional member attached to the bonding area through an adhesive or solder, e.g. buffer pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83909—Post-treatment of the layer connector or bonding area
    • H01L2224/83951—Forming additional members, e.g. for reinforcing, fillet sealant
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909—Post-treatment of the connector or wire bonding area
    • H01L2224/8592—Applying permanent coating, e.g. protective coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3142—Sealing arrangements between parts, e.g. adhesion promotors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/562—Protection against mechanical damage
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00012—Relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H01L2924/13055—Insulated gate bipolar transistor [IGBT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/183—Connection portion, e.g. seal
    • H01L2924/18301—Connection portion, e.g. seal being an anchoring portion, i.e. mechanical interlocking between the encapsulation resin and another package part
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/09872—Insulating conformal coating
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/13—Moulding and encapsulation; Deposition techniques; Protective layers
    • H05K2203/1305—Moulding and encapsulation
    • H05K2203/1316—Moulded encapsulation of mounted components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/13—Moulding and encapsulation; Deposition techniques; Protective layers
    • H05K2203/1305—Moulding and encapsulation
    • H05K2203/1322—Encapsulation comprising more than one layer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/13—Moulding and encapsulation; Deposition techniques; Protective layers
    • H05K2203/1377—Protective layers

Definitions

  • This disclosure relates in general to a method for fabricating an electronic device package, to an electronic device package, and to an electronic voltage converter module.
  • the disclosure relates in particular to an electronic device package like, for example, a high power module comprising a dielectric layer and an encapsulant, both acting together for improving performance and reliability.
  • the converter circuits in general comprise one or a plurality of half-bridge circuits, wherein each can be provided by two semiconductor power switches such as, for example, power MOSFET components or power insulated gate bipolar transistors (IGBT) and further components such as, for example, diodes which are connected in parallel with the transistor components, and passive components such as, for example, inductances and capacitances.
  • semiconductor power switches such as, for example, power MOSFET components or power insulated gate bipolar transistors (IGBT) and further components such as, for example, diodes which are connected in parallel with the transistor components, and passive components such as, for example, inductances and capacitances.
  • IGBT insulated gate bipolar transistors
  • a method for fabricating an electronic device package comprises providing a carrier, disposing at least one semiconductor chip onto the carrier, the semiconductor chip comprising at least one contact pad on a main face thereof remote from the carrier, applying a contact element onto the contact pad, applying a dielectric layer onto the carrier, the semiconductor chip, and the contact element, and applying an encapsulant onto the dielectric layer.
  • an electronic device package comprises at least one semiconductor chip comprising at least one contact pad on a main face thereof, a contact element disposed on the contact pad, a dielectric layer disposed on the semiconductor chip and the contact element, and an encapsulant disposed on the dielectric layer.
  • an electronic voltage converter module comprises a plurality of semiconductor transistor chips, each one of the semiconductor transistor chips comprising at least one contact pad on a main face thereof, a contact element disposed on each one of the contact pads, a dielectric layer disposed on the semiconductor transistor chips and the contact elements, and an encapsulant disposed on the dielectric layer, wherein the semiconductor transistor chips are electrically interconnected to form one or more of a motor drive circuit, a half-bridge circuit, an AC/AC converter circuit, a DC/AC converter circuit, a DC/DC converter circuit, and a buck converter circuit.
  • FIG. 1 shows a flow diagram for illustrating a method for fabricating an electronic device package according to a first aspect.
  • FIGS. 2A-2E illustrate in schematic form examples of applying a dielectric layer onto a carrier, in particular depositing a material of a dielectric layer onto the carrier, including potting/filling ( 2 A), spin coating ( 2 B), spray/jet coating or electrostatic and/or atomizing coating ( 2 C), laminating ( 2 D), and dipping ( 2 E).
  • potting/filling 2 A
  • spin coating 2 B
  • spray/jet coating or electrostatic and/or atomizing coating
  • laminating 2 D
  • dipping 2 E
  • FIGS. 3A-3D show schematic cross-sectional side view representations for illustrating an exemplary method for fabricating an electronic device package according to the first aspect wherein a copper plate or a leadframe is used as a carrier.
  • FIGS. 4A-4D show schematic cross-sectional side view representations for illustrating an exemplary method for fabricating an electronic device package according to the first aspect wherein a directed bonded copper (DCB) or an insulated metal substrate (IMS) is used as a carrier.
  • DCB directed bonded copper
  • IMS insulated metal substrate
  • FIGS. 5A-5C show schematic cross-sectional side view representations for illustrating an exemplary method for fabricating an electronic device package wherein a directed bonded copper (DCB) or an insulated metal substrate (IMS) is used as a carrier and wire bonds are used for connecting an upper contact element with the DCB or IMS.
  • DCB directed bonded copper
  • IMS insulated metal substrate
  • FIG. 6 shows a schematic cross-sectional side view representation of an electronic device package fabricated by the method as illustrated in FIGS. 3A-3D wherein the carrier was removed after encapsulation.
  • FIG. 7 shows a schematic cross-sectional side view representation of an electronic device package fabricated by the method as illustrated in FIGS. 4A-4D wherein the carrier was removed after encapsulation.
  • FIG. 8 shows a schematic cross-sectional side view representation of an electronic device package fabricated by the method as illustrated in. FIGS. 5A-5C wherein the carrier was removed after encapsulation.
  • the examples of a method for fabricating an electronic device package, of an electronic device package and of an electronic voltage converter module may use various types of semiconductor devices.
  • the examples may use transistor devices embodied in semiconductor dies or semiconductor chips wherein the semiconductor dies or semiconductor chips may be provided in a form of a block of semiconducting material as fabricated from a semiconductor wafer and diced out from the semiconductor wafer, or in another form in which further process steps have been carried out like, for example, applying an encapsulation layer to the semiconductor die or semiconductor chip.
  • the examples may also use horizontal or vertical transistor devices wherein those structures may be provided in a form in which all contact elements of the transistor device are provided on one of the main faces of the semiconductor die (horizontal transistor structures) or in a form in which at least one electrical contact element is arranged on a first main face of the semiconductor die and at least one other electrical contact element is arranged on a second main face opposite to the main face of the semiconductor die (vertical transistor structures) like, for example, MOS transistor structures or IGBT (Insulated Gate Bipolar Transistor) structures.
  • IBM Intelligent power modules
  • the electronic devices may comprise contact elements or contact pads on one or more of their outer surfaces wherein the contact elements are electrically connected with the electrical circuit, e.g. the transistor, of the respective semiconductor die and serve for electrically connecting the semiconductor die to the outside.
  • the contact elements may have any desired form or shape. They can, for example, have the form of lands, i.e. flat contact layers on an outer surface of the semiconductor die.
  • the contact elements or contact pads may be made from any electrically conducting material, e.g. from a metal as aluminum, gold, or copper, for example, or a metal alloy, or an electrically conducting organic material, or an electrically conducting semiconductor material.
  • the contact elements may also be formed as layer stacks of one or more of the above-mentioned or further materials so as to create, for example, a stack of NiPdAu.
  • the examples of an electronic device package may comprise an encapsulant or encapsulating material having the semiconductor transistor chips embedded therein.
  • the encapsulating material can be any electrically insulating material like, for example, any kind of molding material, any kind of resin material, or any kind of epoxy material, a bismaleimide, or a cyanate ester.
  • the encapsulating material can also be a polymer material, a polyimide material, a thermoplast material, a ceramic material, and a glass material.
  • the encapsulating material may also comprise any of the above-mentioned materials and further include filler materials embedded therein like, for example, thermally conductive increments.
  • filler increments can be made of SiO, Al2O3, ZnO, AlN, BN, MgO, Si3N4, or ceramic, or a metallic material like, for example, Cu, Al, Ag, or Mo.
  • the filler increments may have the shape of fibers and can be made of carbon fibers or nanotubes, for example.
  • any other appropriate order of the method steps may be employed by the skilled person.
  • any comments, remarks or features mentioned in connection with a described method are to be understood as also disclosing a device being obtained or resulting from such comments, remarks or features, even if such a device is not explicitly described or illustrated in the figures.
  • any comments, remarks or features mentioned in connection with a device are to be understood as also disclosing a method step for providing or fabricating the respective device feature.
  • FIG. 1 shows a flow diagram for illustrating a method for fabricating an electronic device package according to a first aspect.
  • the method comprises providing a carrier (s1), disposing at least one semiconductor chip onto the carrier, the semiconductor chip comprising at least one contact pad on a main face (s2), applying a contact element onto the contact pad (s3), applying a dielectric layer onto the carrier, the semiconductor chip, and the contact element (s4), and applying an encapsulant onto the dielectric layer (s5).
  • the material of the dielectric layer is chosen such that it may function in a best possible way as a stress buffer between the semiconductor chip and the encapsulation layer, and furthermore that it may in a best possible way function as a barrier against humidity which may penetrate from the environment, and also to function in a best possible way to electrically isolate the semiconductor chip, i.e. the electrical devices disposed in the semiconductor chip.
  • the dielectric layer is one or more of a polymer layer, a polyimide layer, a parylene layer, a polybenzoxazole (PBO) layer, a resin layer, in particular an epoxy resin layer, a silicone layer, a spin-on glass layer, and also hybrid materials, i.e. compound materials of one or more of the above mentioned materials like, for example, a compound of materials exhibiting similar, different, or overlapping properties, e.g. PBO and a polyimide.
  • hybrid materials could be used which combine opposed or contrary properties e.g. organic and inorganic materials.
  • the dielectric layer can also be a semiconductor oxide or semiconductor nitride or semiconductor oxynitride layer like, e.g. a SiO, a SiN or a SiON layer.
  • the dielectric layer does not include any filler materials or increments, but is essentially a homogenous layer of any one of the above-mentioned materials. It is, however, likewise possible that the dielectric layer includes filler materials or increments, wherein the filler increments can be selected such that they fulfill particular functions like, for example, ion catching, flame inhibiting, softening or plasticizing.
  • the dielectric layer comprises one or more of the following properties: a dielectric constant in a range from 2 to 5, a dielectric strength in a range from 100 to 500 V/ ⁇ m, a dissipation factor in a range from 0.005 to 0.03, and a modulus of elasticity in a range from 0.1 to 5.0 GPa, wherein the dissipation factor is a measure of the dielectric losses in an electrically insulating material when used in an alternating field.
  • applying the dielectric layer comprises depositing the dielectric layer wherein depositing the dielectric layer comprises one or more of spin coating, spray coating or jet coating or electrostatic and/or atomizing coating, wave coating, potting, filling, laminating, in particular vacuum laminating, dipping, physical vapor deposition (PVD), chemical vapor depositing (CVD), or printing.
  • depositing the dielectric layer comprises one or more of spin coating, spray coating or jet coating or electrostatic and/or atomizing coating, wave coating, potting, filling, laminating, in particular vacuum laminating, dipping, physical vapor deposition (PVD), chemical vapor depositing (CVD), or printing.
  • applying the dielectric layer further comprises heating or curing the deposited dielectric layer.
  • a heating temperature is in a range up to 500° C., in particular from 80° C. to 400° C., in particular from 150° C. to 280° C.
  • the heating time is in a range up to 5 h, in particular from 0.5 h to 3.0 h, in particular 1 h to 2 h.
  • a pre-heating or pre-bake before the heating a pre-heating or pre-bake can be carried out at, for example, a pre-heating temperature in a range from 80° C. to 140° C., in particular from 100° C. to 120° C., and at a heating time in a range up to 20 min.
  • the pre-heating step may prove to be advantageous for dehumidifying the deposited dielectric layer and to evaporate the solvent.
  • applying the dielectric layer comprises applying a stack of two or more dielectric layers of one or more of different materials or of different properties.
  • the materials of the two or more dielectric layers are different or the materials of the two or more dielectric layers are similar or equal but their properties are different. If the materials are different from each other then, in general, also their properties will be different. If the materials are similar or equal, their properties can be different.
  • the method may further comprise depositing a first dielectric layer and treating the deposited first dielectric layer with a first set of conditions, and depositing a second dielectric layer and treating the deposited second dielectric layer with a second set of conditions, wherein the first set of conditions is different from the second set of conditions.
  • the first set of conditions comprises a first heating temperature and first heating time
  • the second set of conditions comprises a second heating temperature and a second heating time.
  • the first dielectric layer is comprised of a first polyimide layer and the first heating temperature is in a range between 300° C. and 350° C.
  • the result will be a polyimide layer with a degree of imidization equal to or near to 100%.
  • the second dielectric layer is also comprised of a polyimide layer and the second heating temperature is in a range between 200° C. and 250° C., then the result will be a second polyimide layer having a degree of imidization significantly less than 100%, i.e. 95% or even less than that.
  • a first lower layer can be a silicone layer and a second upper layer can be a polyimide layer.
  • applying the encapsulant comprises applying a host material comprising one or more of a resin, in particular an epoxy resin, an epoxy silicone, or an epoxy polyimide, a bismaleimide, a cyanate ester, or a thermoplast.
  • the host material comprises filler increments embedded therein, wherein the filler increments can be made of SiO, Al2O3, MgO, AlN, Si3N4, BN, or another ceramic material.
  • the filler increments can also be selected such that they fulfill particular functions like, for example, ion catching, flame inhibiting, softening or plasticizing, or stress releasing.
  • applying the encapsulant comprises one of transfer molding, compression molding, vacuum casting, or laminating.
  • the encapsulant is applied with a thickness in a range from 0.1 mm to 10 mm, in particular from 1 mm to 5 mm. It should be noted in this respect that in most cases the encapsulant is applied to a surface which is not planar but instead a more or less complex three-dimensional structure so that the above values may refer to a thickness of the encapsulant above any location of this three-dimensional structure.
  • a post-treatment can be carried out in order to increase the surface purity and hence increase the adhesion properties of the dielectric layer with respect to the later to be deposited encapsulation layer.
  • the post-treatment may comprise, for example, a plasma treatment or plasma activation for increasing the adhesion conditions for the encapsulation layer.
  • the post-treatment may instead or in addition comprise the deposition of a special adhesion promotor layer which can be, for example, a silane layer or a zinc chromium oxide layer.
  • the dielectric layer can be structured so that it contains openings or through-holes of any desired lateral dimensions and numbers. If the dielectric layer is deposited as a whole like, for example, in the form of a laminate layer, the structuring can be carried out before depositing the laminate layer or after depositing the laminate layer. If the dielectric layer is deposited in a sequential manner with anyone of the methods as described above, the structuring may be carried out during the depositing of the dielectric layer by, for example, using a mask having openings, or it may be carried out after depositing of the dielectric layer on the whole area and as a further example thereof it may be carried out either before or after the curing. The structuring can then, for example, be carried out by laser ablation or laser direct imaging or by photolithographic or lift-off techniques.
  • the semiconductor chips each comprise a transistor comprising a gate contact, an emitter contact, and a collector contact, and the transistors are each configured to function with an emitter collector voltage above 1200 V.
  • the present disclosure is not limited to this voltage range and is also applicable in the voltage class below 1200 V or, for example, in the automotive, aerospace, or medical area, or in general in technological areas in which reliability is an important factor or even the most important factor.
  • the carrier can be an auxiliary or temporary carrier which is removed after applying the encapsulant so that the carrier will not be part of the fabricated electronic device package.
  • the carrier will not be removed and will be part of the fabricated electronic device package in which case the carrier functions as a chip carrier.
  • the chip carrier can be a conductive carrier like, for example, a metal carrier, a copper plate, a molybdenum plate, or a leadframe, or a direct copper bond (DCB), or an insulated metal substrate (IMS).
  • DCB direct copper bond
  • IMS insulated metal substrate
  • an additional auxiliary or temporary carrier can be used onto which the chip carrier is disposed. This offers the possibility to apply different kinds of chip carriers onto the auxiliary or temporary carrier.
  • the chips or chip modules can be encapsulated on 5 sides, i.e. at their 4 side faces and on their upper main face.
  • FIGS. 2A-2E show in a schematic form different methods of depositing the dielectric layer.
  • an electronic device module 10 is shown which comprises a carrier 11 and a plurality of semiconductor chips 12 disposed on the carrier 11 . Moreover, electrical contact elements (not shown) are disposed onto the semiconductor chips 12 .
  • FIG. 2A shows a process of potting or filling of a liquid dielectric material 13 onto the electronic device module 10 .
  • a dispenser 14 is positioned above the electronic device module 10 and delivers the liquid material 13 onto the upper main surface of the electronic device module 10 where the liquid material 13 is distributed over the entire upper surface.
  • FIG. 2B shows a process of spin coating where essentially in addition to the process of FIG.
  • FIG. 2A shows a process of spray or jet coating of the liquid or partly dried material 13 by using a dispenser 24 which is able to deliver the liquid material 13 in the form of a spray jet which extends over a spatial angle in order to cover a certain area of the upper surface of the electronic device module 10 .
  • a dispenser 24 which is able to deliver the liquid material 13 in the form of a spray jet which extends over a spatial angle in order to cover a certain area of the upper surface of the electronic device module 10 .
  • either the dispenser 24 or the electronic device module 10 can be moved laterally as indicated by the arrows.
  • FIG. 2D shows a method of laminating the dielectric layer onto the electronic device module 10 .
  • FIG. 2E shows a process of dipping the electronic device module 10 into a container which contains a liquid 33 of the dielectric material to be deposited. The dielectric material will adhere to the upper surface of the electronic device module 10 after dipping it into the bath of the liquid 33 .
  • the reference sign. 12 can also refer to semiconductor modules including each a plurality of semiconductor chips and the reference sign 10 can refer to a chip carrier panel having deposited thereon a plurality of such semiconductor modules 12 .
  • an encapsulant panel is obtained and the encapsulant panel can be singulated to obtain a plurality of individual semiconductor modules 12 . It is also possible not to encapsulate the chip carrier panel but to singulate the chip carrier panel after the deposition of the dielectric layer and thereafter to encapsulate the individual semiconductor modules.
  • the semiconductor chips 12 are not necessarily identical and not necessarily transistor chips. They can also be, for example, sensor chips or logic chips in which way an intelligent power module (IPM) as was mentioned above is created.
  • IPM intelligent power module
  • PVD physical vapor deposition
  • electrostatic and/or atomizing coating or ion atomizing can be used for depositing the parylene layer.
  • the dielectric material can also be deposited in the form of a granulate, in particular a plastic granulate.
  • CVD chemical vapor deposition
  • the dielectric layer after depositing the dielectric layer it may be cured at a temperature in a range from 200° C. to 400° C. in, for example, a batch furnace for a curing time in a range from 1 h to 4 h.
  • the curing atmosphere can be nitrogen (N 2 ) with low vacuum and/or higher vacuum of 500 mbar or even below or above that.
  • This process step generates and guarantees the final material properties through imidization, polymerzation, x-linking polymer molecules or atoms or any sort of chemical reaction in general.
  • the dielectric layer Before this curing process the dielectric layer can be pre-baked and a surface treatment like, for example, plasma activation, a wet chemical treatment or applying an adhesion promoter, can be performed before applying the encapsulant.
  • the pre-baking will ensure solvent evaporation and humidity outgassing and the plasma activation will ensure sufficient adhesion between the dielectric layer and the encapsulant material.
  • FIGS. 3A-3D show schematic cross-sectional side view representations for illustrating an exemplary method of the first aspect.
  • a chip carrier 30 is provided which may be comprised of a leadframe or a copper plate in this example.
  • the chip carrier 30 can also be applied onto an auxiliary or temporary carrier which is not shown in the Figure for reasons of clarity. It is possible to dispose different kinds of chip carriers 30 onto the auxiliary carrier, for example in case that a panel comprising a plurality of semiconductor modules is to be fabricated on the auxiliary carrier.
  • the auxiliary carrier can be removed later in the fabrication process.
  • Onto the chip carrier 30 a plurality of semiconductor chips 32 is deposited by use of an intermediate solder or adhesion layer 31 .
  • the chips 32 may have electrical contact pads 32 A on their upper surface and in case of, for example, vertical transistors also on their lower surface.
  • a contact element 33 is applied onto a contact pad 32 A.
  • the contact elements 33 may have the form of spacer elements and may be fabricated by copper either galvanically plated or applied as a whole in the form of copper plates.
  • the contact pad 32 A can be, for example, an emitter contact pad of an insulated gate bipolar transistor (IGBT).
  • IGBT insulated gate bipolar transistor
  • a gate contact element of the IGBT can also be provided on the upper surface of the semiconductor chips 32 (not shown) and a gate contact layer can be applied which provides connections to all gate contact pads of the semiconductor chips 32 .
  • a dielectric layer 34 is deposited onto the upper surfaces of the intermediate product as shown in FIG. 3A , i.e. onto the upper surfaces of the contact elements 33 , the semiconductor 32 , the solder layer 31 , and the carrier 30 , by anyone of the deposition methods as described before.
  • an encapsulation layer or encapsulant 35 is deposited onto the intermediate product as shown in FIG. 3B .
  • the encapsulant 35 can be applied by, for example, transfer molding, compression molding, vacuum casting, or laminating.
  • the encapsulation layer 35 is partly removed from above by, for example, grinding in order to expose the contact elements 33 so that they can be connected to further outside electrical connectors.
  • grinding is not essential and also other measures can be taken to connect the contact elements 33 to the outside electrical connectors.
  • FIGS. 4A-4D show schematic cross-sectional side view representations for illustrating an exemplary method for fabricating an electronic device package according to the first aspect.
  • a carrier 40 is provided in the form of, for example, a direct bonded copper (DCB) 40 .
  • the DCB 40 comprises a substrate 40 A comprising an insulating, dielectric or ceramic layer or tile, and a first metallic layer 40 B on a lower surface of the substrate 40 A and a second metallic layer 40 C on an upper surface of the substrate 40 A.
  • the carrier 40 may comprise one or more of a direct copper bonded (DCB) substrate, a direct aluminum bonded (DAB) substrate, and an active metal brazing substrate, wherein the substrate may comprise a ceramic layer, in particular one or more of AlN, Al 2 O 3 , or a dielectric layer, in particular Si 3 N 4 .
  • the carrier 40 can also refer to an isolated metal substrate (IMS) in which similar to a DCB an intermediate insulating layer is sandwiched between two metallic layer wherein the intermediate insulating layer comprises a composite of a host material, in particular with filler increments like, for example, BN increments or any other increments as were mentioned above in connection with the encapsulant.
  • IMS isolated metal substrate
  • the host material can be anyone of the materials which are mentioned within the present disclosure in connection with the encapsulant.
  • DCB and IMS allow electrical isolation to a heatsink and at the same time good heat transfer to the heatsink, and also electrical isolation between the semiconductor chips applied onto the DCB or IMS.
  • Semiconductor chips 42 are deposited on an upper surface of the carrier 40 by use of an intermediate solder or adhesive layer 41 in the same way as it is described in connection with FIG. 3A . Furthermore, electrical contact elements 43 are attached to contact pads 42 A of the semiconductor chips 42 which as well corresponds to the disposing of contact elements described previously in connection with FIG. 3A .
  • a dielectric layer 44 is deposited onto the intermediate product of FIG. 4A in the same way as described above in connection with FIG. 3B .
  • an encapsulation layer or encapsulant 45 is applied to the intermediate product of FIG. 4B in the same way as described above in connection with FIG. 3C .
  • openings 45 A are formed in an upper surface of the encapsulant 45 , the openings 45 A extending from the upper surface down to the electrical contact elements 43 in order to allow connecting the contact elements 43 to further outside electrical connectors in a later step.
  • the forming of the openings 45 A can be carried out by laser drilling, which is capable to remove or ablate not only the material of the encapsulant 45 but also the material of the dielectric layer 44 .
  • FIGS. 5A-5C show schematic cross-sectional side view representations for illustrating an exemplary method for fabricating an electronic device package according to the first aspect.
  • a carrier 50 may be provided which may be similar or equal to the carrier 40 of FIGS. 4A-4D and can thus have the form of a DCB.
  • the carrier 50 can, however, also be similar or equal to the carrier 30 of FIGS. 3A-3D .
  • a semiconductor chip 52 is deposited onto an upper surface of the carrier 50 by use of an intermediate solder or adhesive layer 51 in the same way as described before in connection with FIG. 3A or FIG. 4A . Instead of just one semiconductor chip 52 also a plurality of semiconductor chips 52 can be applied onto the upper surface of the carrier 50 .
  • An electrical contact element 53 is applied to a contact pad. 52 A of the semiconductor chip 52 in the same way as described before in connection with FIGS. 3A and 4A .
  • a bond wire 54 is then connected between the contact element 53 and an upper surface of an area of the carrier 50 .
  • Another bond wire 54 can be connected between another contact element 53 and an upper surface of another area of the carrier 50 .
  • a clip could be applied as an electrical connection between the contact element 53 and an upper surface of an area of the carrier 50 .
  • a dielectric layer 55 is then deposited onto an upper surface of the intermediate product of FIG. 5A in the same way as described before in connection with FIGS. 3B and 4B .
  • the dielectric layer 55 is also applied to the upper surfaces of the bond wires 54 .
  • an encapsulation layer 56 is applied to the intermediate product of FIG. 5B in the same way as described before in connection with FIGS. 3C and 4C .
  • the present disclosure also relates to an electronic device package according to a second aspect.
  • the electronic device package according to the second aspect comprises a carrier, at least one semiconductor chip disposed on the carrier, the semiconductor chip comprising at least one contact pad on a main face thereof remote from the carrier, a contact element disposed on the contact pad, a dielectric layer disposed on or above the carrier, the semiconductor chip, and the contact element, and an encapsulation layer disposed on the dielectric layer.
  • the electronic device package according to the second aspect may, for example, have a form such as that shown in FIG. 3D, 4D or 5C comprising, respectively, a carrier 30 , 40 or 50 , at least one semiconductor chip 32 , 42 or 52 , having a contact pad 32 A, 42 A or 52 A, a contact element 33 , 43 or 53 , a dielectric layer 34 , 44 or 55 , and an encapsulation layer 35 , 45 or 56 .
  • the electronic device package according to the second aspect may also have a form such as that shown in FIG. 6, 7 or 8 which refer to the case that the respective carriers 30 , 40 or 50 as shown in FIGS. 3D, 4D, and 5C were only used as auxiliary carriers which were removed after encapsulating.
  • FIG. 6 corresponds to FIG. 3D
  • FIG. 7 corresponds to FIG. 4D
  • FIG. 8 corresponds to FIG. 5C , respectively, wherein all reference signs were taken over and have the same meaning as before.
  • the present disclosure also relates to an electronic voltage converter module according to a third aspect.
  • the electronic voltage converter module comprises an electronic device package according to the second aspect, wherein the semiconductor chips are semiconductor transistor chips which are electrically interconnected to form one or more of a motor drive circuit, a half-bridge circuit, an AC/AC converter circuit, a DC/AC converter circuit, a DC/DC converter circuit, and a buck converter circuit.

Abstract

An electronic device package includes a semiconductor chip having a contact pad on a main face of the semiconductor chip, a contact element disposed on the contact pad, a dielectric layer disposed on the semiconductor chip and the contact element, and an encapsulant disposed onto the dielectric layer.

Description

    TECHNICAL FIELD
  • This disclosure relates in general to a method for fabricating an electronic device package, to an electronic device package, and to an electronic voltage converter module. The disclosure relates in particular to an electronic device package like, for example, a high power module comprising a dielectric layer and an encapsulant, both acting together for improving performance and reliability.
    • BACKGROUND
  • In many technical areas it is necessary to employ voltage or current converters such as DC/DC converters, AC/DC converters, DC/AC converters, or buck converters. For future energy supply, for example, smart electricity grids connect decentralized renewable energy sources. In case of wind energy the turbines generate AC power, but for transmission DC power with lower energy losses is needed. Therefore, smart grids consist essentially of high voltage direct current transmission units with corresponding converter stations, where several tens of thousands of high power modules are required. Also in other technical areas, such converters are used in order to generate the currents, voltages and/or frequencies that are intended to be used by an electronic circuit such as a motor drive circuit, for example. The converter circuits in general comprise one or a plurality of half-bridge circuits, wherein each can be provided by two semiconductor power switches such as, for example, power MOSFET components or power insulated gate bipolar transistors (IGBT) and further components such as, for example, diodes which are connected in parallel with the transistor components, and passive components such as, for example, inductances and capacitances. Electronic modules containing such kinds of electrical circuits can be exposed sometimes to very harsh conditions like, for example, high humidity.
    • SUMMARY
  • In accordance with one aspect of the disclosure a method for fabricating an electronic device package comprises providing a carrier, disposing at least one semiconductor chip onto the carrier, the semiconductor chip comprising at least one contact pad on a main face thereof remote from the carrier, applying a contact element onto the contact pad, applying a dielectric layer onto the carrier, the semiconductor chip, and the contact element, and applying an encapsulant onto the dielectric layer.
  • In accordance with one aspect of the disclosure an electronic device package comprises at least one semiconductor chip comprising at least one contact pad on a main face thereof, a contact element disposed on the contact pad, a dielectric layer disposed on the semiconductor chip and the contact element, and an encapsulant disposed on the dielectric layer.
  • In accordance with one aspect of the disclosure an electronic voltage converter module comprises a plurality of semiconductor transistor chips, each one of the semiconductor transistor chips comprising at least one contact pad on a main face thereof, a contact element disposed on each one of the contact pads, a dielectric layer disposed on the semiconductor transistor chips and the contact elements, and an encapsulant disposed on the dielectric layer, wherein the semiconductor transistor chips are electrically interconnected to form one or more of a motor drive circuit, a half-bridge circuit, an AC/AC converter circuit, a DC/AC converter circuit, a DC/DC converter circuit, and a buck converter circuit.
  • The person skilled in the art recognizes additional features and advantages upon reading the following detailed description and upon giving consideration to the accompanying drawings.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The accompanying drawings are included to provide a further understanding of examples and are incorporated in and constitute a part of this specification. The drawings illustrate examples and together with the description serve to explain principles of examples. Other examples and many of the intended advantages of examples will be readily appreciated as they become better understood by reference to the following detailed description.
  • The elements of the drawings are not necessarily to scale relative to each other. Like reference numerals designate corresponding similar parts.
  • FIG. 1 shows a flow diagram for illustrating a method for fabricating an electronic device package according to a first aspect.
  • FIGS. 2A-2E illustrate in schematic form examples of applying a dielectric layer onto a carrier, in particular depositing a material of a dielectric layer onto the carrier, including potting/filling (2A), spin coating (2B), spray/jet coating or electrostatic and/or atomizing coating (2C), laminating (2D), and dipping (2E).
  • FIGS. 3A-3D show schematic cross-sectional side view representations for illustrating an exemplary method for fabricating an electronic device package according to the first aspect wherein a copper plate or a leadframe is used as a carrier.
  • FIGS. 4A-4D show schematic cross-sectional side view representations for illustrating an exemplary method for fabricating an electronic device package according to the first aspect wherein a directed bonded copper (DCB) or an insulated metal substrate (IMS) is used as a carrier.
  • FIGS. 5A-5C show schematic cross-sectional side view representations for illustrating an exemplary method for fabricating an electronic device package wherein a directed bonded copper (DCB) or an insulated metal substrate (IMS) is used as a carrier and wire bonds are used for connecting an upper contact element with the DCB or IMS.
  • FIG. 6 shows a schematic cross-sectional side view representation of an electronic device package fabricated by the method as illustrated in FIGS. 3A-3D wherein the carrier was removed after encapsulation.
  • FIG. 7 shows a schematic cross-sectional side view representation of an electronic device package fabricated by the method as illustrated in FIGS. 4A-4D wherein the carrier was removed after encapsulation.
  • FIG. 8 shows a schematic cross-sectional side view representation of an electronic device package fabricated by the method as illustrated in. FIGS. 5A-5C wherein the carrier was removed after encapsulation.
    •  DETAILED DESCRIPTION
  • The aspects and examples are now described with reference to the drawings, wherein like reference numerals are generally utilized to refer to like elements throughout. In the following description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of one or more aspects of the examples. It may be evident, however, to one skilled in the art that one or more aspects of the examples may be practiced with a lesser degree of the specific details. In other instances, known structures and elements are shown in schematic form in order to faciltate describing one or more aspects of the examples. It is to be understood that other examples may be utilized and structural or logical changes may be made without departing from the scope of the present disclosure. It should be noted further that the drawings are not to scale or not necessarily to scale.
  • In the following detailed description, reference is made to the accompanying drawings, which form a part hereof, and in which is shown by way of illustration specific aspects in which the disclosure may be practiced. In this regard, directional terminology, such as “top”, “bottom”, “front”, “back” etc., may be used with reference to the orientation of the figures being described. Since components of described devices may be positioned in a number of different orientations, the directional terminology may be used for purposes of illustration and is in no way limiting. It is understood that other aspects may be utilized and structural or logical changes may be made without departing from the scope of the present disclosure. The following detailed description, therefore, is not to be taken in a limiting sense, and the scope of the present disclosure is defined by the appended claims.
  • In addition, while a particular feature or aspect of an example may be disclosed with respect to only one of several implementations, such feature or aspect may be combined with one or more other features or aspects of the other implementations as may be desired and advantageous for any given or particular application. Furthermore, to the extent that the terms “include”, “have”, “with” or other variants thereof are used in either the detailed description or the claims, such terms are intended to be inclusive in a manner similar to the term “comprise”. The terms “coupled” and. “connected”, along with derivatives may be used. It should be understood that these terms may be used to indicate that two elements co-operate or interact with each other regardless whether they are in direct physical or electrical contact, or they are not in direct contact with each other. Also, the term “exemplary” is merely meant as an example, rather than the best or optimal. The following detailed description, therefore, is not to be taken in a limiting sense, and the scope of the present disclosure is defined by the appended claims.
  • The examples of a method for fabricating an electronic device package, of an electronic device package and of an electronic voltage converter module may use various types of semiconductor devices. The examples may use transistor devices embodied in semiconductor dies or semiconductor chips wherein the semiconductor dies or semiconductor chips may be provided in a form of a block of semiconducting material as fabricated from a semiconductor wafer and diced out from the semiconductor wafer, or in another form in which further process steps have been carried out like, for example, applying an encapsulation layer to the semiconductor die or semiconductor chip. The examples may also use horizontal or vertical transistor devices wherein those structures may be provided in a form in which all contact elements of the transistor device are provided on one of the main faces of the semiconductor die (horizontal transistor structures) or in a form in which at least one electrical contact element is arranged on a first main face of the semiconductor die and at least one other electrical contact element is arranged on a second main face opposite to the main face of the semiconductor die (vertical transistor structures) like, for example, MOS transistor structures or IGBT (Insulated Gate Bipolar Transistor) structures. Insofar as the transistor chips are configured as power transistor chips and if in addition also driver chips are integrated into the package, the examples of an electronic device package disclosed further below can be classified as intelligent power modules (IBM).
  • In any case the electronic devices, e.g. the semiconductor dies or semiconductor chips, may comprise contact elements or contact pads on one or more of their outer surfaces wherein the contact elements are electrically connected with the electrical circuit, e.g. the transistor, of the respective semiconductor die and serve for electrically connecting the semiconductor die to the outside. The contact elements may have any desired form or shape. They can, for example, have the form of lands, i.e. flat contact layers on an outer surface of the semiconductor die. The contact elements or contact pads may be made from any electrically conducting material, e.g. from a metal as aluminum, gold, or copper, for example, or a metal alloy, or an electrically conducting organic material, or an electrically conducting semiconductor material. The contact elements may also be formed as layer stacks of one or more of the above-mentioned or further materials so as to create, for example, a stack of NiPdAu.
  • The examples of an electronic device package may comprise an encapsulant or encapsulating material having the semiconductor transistor chips embedded therein. The encapsulating material can be any electrically insulating material like, for example, any kind of molding material, any kind of resin material, or any kind of epoxy material, a bismaleimide, or a cyanate ester. The encapsulating material can also be a polymer material, a polyimide material, a thermoplast material, a ceramic material, and a glass material. The encapsulating material may also comprise any of the above-mentioned materials and further include filler materials embedded therein like, for example, thermally conductive increments. These filler increments can be made of SiO, Al2O3, ZnO, AlN, BN, MgO, Si3N4, or ceramic, or a metallic material like, for example, Cu, Al, Ag, or Mo. Furthermore, the filler increments may have the shape of fibers and can be made of carbon fibers or nanotubes, for example.
  • Insofar as methods for fabricating an electronic device package are described as having a specific order of method steps, it should be mentioned that any other appropriate order of the method steps may be employed by the skilled person. It should further be mentioned that any comments, remarks or features mentioned in connection with a described method are to be understood as also disclosing a device being obtained or resulting from such comments, remarks or features, even if such a device is not explicitly described or illustrated in the figures. Furthermore, any comments, remarks or features mentioned in connection with a device are to be understood as also disclosing a method step for providing or fabricating the respective device feature.
  • FIG. 1 shows a flow diagram for illustrating a method for fabricating an electronic device package according to a first aspect. The method comprises providing a carrier (s1), disposing at least one semiconductor chip onto the carrier, the semiconductor chip comprising at least one contact pad on a main face (s2), applying a contact element onto the contact pad (s3), applying a dielectric layer onto the carrier, the semiconductor chip, and the contact element (s4), and applying an encapsulant onto the dielectric layer (s5).
  • According to an example of the method according to the first aspect, the material of the dielectric layer is chosen such that it may function in a best possible way as a stress buffer between the semiconductor chip and the encapsulation layer, and furthermore that it may in a best possible way function as a barrier against humidity which may penetrate from the environment, and also to function in a best possible way to electrically isolate the semiconductor chip, i.e. the electrical devices disposed in the semiconductor chip.
  • According to an example of the method according to the first aspect, the dielectric layer is one or more of a polymer layer, a polyimide layer, a parylene layer, a polybenzoxazole (PBO) layer, a resin layer, in particular an epoxy resin layer, a silicone layer, a spin-on glass layer, and also hybrid materials, i.e. compound materials of one or more of the above mentioned materials like, for example, a compound of materials exhibiting similar, different, or overlapping properties, e.g. PBO and a polyimide. In particular, such hybrid materials could be used which combine opposed or contrary properties e.g. organic and inorganic materials. The dielectric layer can also be a semiconductor oxide or semiconductor nitride or semiconductor oxynitride layer like, e.g. a SiO, a SiN or a SiON layer.
  • According to an example of the method according to the first aspect, the dielectric layer does not include any filler materials or increments, but is essentially a homogenous layer of any one of the above-mentioned materials. It is, however, likewise possible that the dielectric layer includes filler materials or increments, wherein the filler increments can be selected such that they fulfill particular functions like, for example, ion catching, flame inhibiting, softening or plasticizing.
  • According to an example of the method according to the first aspect, the dielectric layer comprises one or more of the following properties: a dielectric constant in a range from 2 to 5, a dielectric strength in a range from 100 to 500 V/μm, a dissipation factor in a range from 0.005 to 0.03, and a modulus of elasticity in a range from 0.1 to 5.0 GPa, wherein the dissipation factor is a measure of the dielectric losses in an electrically insulating material when used in an alternating field.
  • According to an example of the method of the first aspect, applying the dielectric layer comprises depositing the dielectric layer wherein depositing the dielectric layer comprises one or more of spin coating, spray coating or jet coating or electrostatic and/or atomizing coating, wave coating, potting, filling, laminating, in particular vacuum laminating, dipping, physical vapor deposition (PVD), chemical vapor depositing (CVD), or printing.
  • According to an example of the method according to the first aspect, applying the dielectric layer further comprises heating or curing the deposited dielectric layer. According to a further example thereof, a heating temperature is in a range up to 500° C., in particular from 80° C. to 400° C., in particular from 150° C. to 280° C., and the heating time is in a range up to 5 h, in particular from 0.5 h to 3.0 h, in particular 1 h to 2 h. According to a further example thereof, before the heating a pre-heating or pre-bake can be carried out at, for example, a pre-heating temperature in a range from 80° C. to 140° C., in particular from 100° C. to 120° C., and at a heating time in a range up to 20 min. The pre-heating step may prove to be advantageous for dehumidifying the deposited dielectric layer and to evaporate the solvent.
  • According to an example of the method according to the first aspect, applying the dielectric layer comprises applying a stack of two or more dielectric layers of one or more of different materials or of different properties. Hence, either the materials of the two or more dielectric layers are different or the materials of the two or more dielectric layers are similar or equal but their properties are different. If the materials are different from each other then, in general, also their properties will be different. If the materials are similar or equal, their properties can be different. For example, in the case of polyimide layers or other kinds of polymeric layers, they can be treated in a different way after deposition so that the degree of forming a network of polymers or atoms, in particular the polymerisation or of cross-linking of the molecules, in case of a polyimide layer the imidization of the polyimide layers, can be different from each other. According to an example thereof, the method may further comprise depositing a first dielectric layer and treating the deposited first dielectric layer with a first set of conditions, and depositing a second dielectric layer and treating the deposited second dielectric layer with a second set of conditions, wherein the first set of conditions is different from the second set of conditions. As a further example thereof, the first set of conditions comprises a first heating temperature and first heating time, and the second set of conditions comprises a second heating temperature and a second heating time. If, for example, the first dielectric layer is comprised of a first polyimide layer and the first heating temperature is in a range between 300° C. and 350° C., the result will be a polyimide layer with a degree of imidization equal to or near to 100%. If then, for example, the second dielectric layer is also comprised of a polyimide layer and the second heating temperature is in a range between 200° C. and 250° C., then the result will be a second polyimide layer having a degree of imidization significantly less than 100%, i.e. 95% or even less than that. It is also possible to choose the same heating temperatures for the two different layers, but different heating times. Moreover, the described variant of depositing two or more dielectric layers and treating them with different conditions can also be applied to the other materials mentioned above for use as dielectric layer. According to a specific example, a first lower layer can be a silicone layer and a second upper layer can be a polyimide layer.
  • According to an example of the method of the first aspect, applying the encapsulant comprises applying a host material comprising one or more of a resin, in particular an epoxy resin, an epoxy silicone, or an epoxy polyimide, a bismaleimide, a cyanate ester, or a thermoplast. According to an example thereof, the host material comprises filler increments embedded therein, wherein the filler increments can be made of SiO, Al2O3, MgO, AlN, Si3N4, BN, or another ceramic material. The filler increments can also be selected such that they fulfill particular functions like, for example, ion catching, flame inhibiting, softening or plasticizing, or stress releasing.
  • According to an example of the method of the first aspect, applying the encapsulant comprises one of transfer molding, compression molding, vacuum casting, or laminating.
  • According to an example of the method of the first aspect, the encapsulant is applied with a thickness in a range from 0.1 mm to 10 mm, in particular from 1 mm to 5 mm. It should be noted in this respect that in most cases the encapsulant is applied to a surface which is not planar but instead a more or less complex three-dimensional structure so that the above values may refer to a thickness of the encapsulant above any location of this three-dimensional structure.
  • According to an example of the method of the first aspect, after applying the dielectric layer, i.e. after depositing and curing of the dielectric layer, a post-treatment can be carried out in order to increase the surface purity and hence increase the adhesion properties of the dielectric layer with respect to the later to be deposited encapsulation layer. The post-treatment may comprise, for example, a plasma treatment or plasma activation for increasing the adhesion conditions for the encapsulation layer. The post-treatment may instead or in addition comprise the deposition of a special adhesion promotor layer which can be, for example, a silane layer or a zinc chromium oxide layer.
  • According to an example of the method of the first aspect, the dielectric layer can be structured so that it contains openings or through-holes of any desired lateral dimensions and numbers. If the dielectric layer is deposited as a whole like, for example, in the form of a laminate layer, the structuring can be carried out before depositing the laminate layer or after depositing the laminate layer. If the dielectric layer is deposited in a sequential manner with anyone of the methods as described above, the structuring may be carried out during the depositing of the dielectric layer by, for example, using a mask having openings, or it may be carried out after depositing of the dielectric layer on the whole area and as a further example thereof it may be carried out either before or after the curing. The structuring can then, for example, be carried out by laser ablation or laser direct imaging or by photolithographic or lift-off techniques.
  • According to an example of the method of the first aspect, the semiconductor chips each comprise a transistor comprising a gate contact, an emitter contact, and a collector contact, and the transistors are each configured to function with an emitter collector voltage above 1200 V. However, the present disclosure is not limited to this voltage range and is also applicable in the voltage class below 1200 V or, for example, in the automotive, aerospace, or medical area, or in general in technological areas in which reliability is an important factor or even the most important factor.
  • According to an example of the method of the first aspect, the carrier can be an auxiliary or temporary carrier which is removed after applying the encapsulant so that the carrier will not be part of the fabricated electronic device package.
  • According to an example of the method of the first aspect, the carrier will not be removed and will be part of the fabricated electronic device package in which case the carrier functions as a chip carrier. The chip carrier can be a conductive carrier like, for example, a metal carrier, a copper plate, a molybdenum plate, or a leadframe, or a direct copper bond (DCB), or an insulated metal substrate (IMS). It should be mentioned, however, that also in this case an additional auxiliary or temporary carrier can be used onto which the chip carrier is disposed. This offers the possibility to apply different kinds of chip carriers onto the auxiliary or temporary carrier. Lateran the chips or chip modules can be encapsulated on 5 sides, i.e. at their 4 side faces and on their upper main face.
  • FIGS. 2A-2E show in a schematic form different methods of depositing the dielectric layer. In FIGS. 2A-2D, an electronic device module 10 is shown which comprises a carrier 11 and a plurality of semiconductor chips 12 disposed on the carrier 11. Moreover, electrical contact elements (not shown) are disposed onto the semiconductor chips 12. FIG. 2A shows a process of potting or filling of a liquid dielectric material 13 onto the electronic device module 10. A dispenser 14 is positioned above the electronic device module 10 and delivers the liquid material 13 onto the upper main surface of the electronic device module 10 where the liquid material 13 is distributed over the entire upper surface. FIG. 2B shows a process of spin coating where essentially in addition to the process of FIG. 2A, the electronic device module 10 is rotated around a vertical axis as shown by the arrow in order to optimally distribute the liquid material 13 on the upper surface of the electronic device module 10. FIG. 2C shows a process of spray or jet coating of the liquid or partly dried material 13 by using a dispenser 24 which is able to deliver the liquid material 13 in the form of a spray jet which extends over a spatial angle in order to cover a certain area of the upper surface of the electronic device module 10. In addition, either the dispenser 24 or the electronic device module 10 can be moved laterally as indicated by the arrows. FIG. 2D shows a method of laminating the dielectric layer onto the electronic device module 10. In this method, a prefabricated dielectric laminate foil 23 is deposited onto the upper surface of the electronic device module 10 by use of an adhesion agent. FIG. 2E shows a process of dipping the electronic device module 10 into a container which contains a liquid 33 of the dielectric material to be deposited. The dielectric material will adhere to the upper surface of the electronic device module 10 after dipping it into the bath of the liquid 33.
  • It should be mentioned that in the representation of FIGS. 2A-2E the reference sign. 12 can also refer to semiconductor modules including each a plurality of semiconductor chips and the reference sign 10 can refer to a chip carrier panel having deposited thereon a plurality of such semiconductor modules 12. At the end of the fabrication process or after encapsulating the chip carrier panel, an encapsulant panel is obtained and the encapsulant panel can be singulated to obtain a plurality of individual semiconductor modules 12. It is also possible not to encapsulate the chip carrier panel but to singulate the chip carrier panel after the deposition of the dielectric layer and thereafter to encapsulate the individual semiconductor modules. This can be carried out by placing the individual semiconductor modules onto a temporary carrier, and then applying an encapsulant onto the temporary carrier and the semiconductor modules, thereby obtaining an encapsulant panel. Thereafter the encapsulant panel can be singulated into a plurality of encapsulated semiconductor modules.
  • Furthermore in the representation of FIGS. 2A-2E, the semiconductor chips 12 are not necessarily identical and not necessarily transistor chips. They can also be, for example, sensor chips or logic chips in which way an intelligent power module (IPM) as was mentioned above is created.
  • Depending on the material of the dielectric layer, also other methods of depositing like, for example, vacuum lamination or printing can be employed. In case of, for example, parylene as material of dielectric layer, physical vapor deposition (PVD) or electrostatic and/or atomizing coating or ion atomizing can be used for depositing the parylene layer. The dielectric material can also be deposited in the form of a granulate, in particular a plastic granulate. In other cases, also chemical vapor deposition (CVD) may be used as the deposition method.
  • As already described above, after depositing the dielectric layer it may be cured at a temperature in a range from 200° C. to 400° C. in, for example, a batch furnace for a curing time in a range from 1 h to 4 h. The curing atmosphere can be nitrogen (N2) with low vacuum and/or higher vacuum of 500 mbar or even below or above that. This process step generates and guarantees the final material properties through imidization, polymerzation, x-linking polymer molecules or atoms or any sort of chemical reaction in general. Before this curing process the dielectric layer can be pre-baked and a surface treatment like, for example, plasma activation, a wet chemical treatment or applying an adhesion promoter, can be performed before applying the encapsulant. The pre-baking will ensure solvent evaporation and humidity outgassing and the plasma activation will ensure sufficient adhesion between the dielectric layer and the encapsulant material.
  • FIGS. 3A-3D show schematic cross-sectional side view representations for illustrating an exemplary method of the first aspect. According to FIG. 3A, a chip carrier 30 is provided which may be comprised of a leadframe or a copper plate in this example. The chip carrier 30 can also be applied onto an auxiliary or temporary carrier which is not shown in the Figure for reasons of clarity. It is possible to dispose different kinds of chip carriers 30 onto the auxiliary carrier, for example in case that a panel comprising a plurality of semiconductor modules is to be fabricated on the auxiliary carrier. The auxiliary carrier can be removed later in the fabrication process. Onto the chip carrier 30 a plurality of semiconductor chips 32 is deposited by use of an intermediate solder or adhesion layer 31. The chips 32 may have electrical contact pads 32A on their upper surface and in case of, for example, vertical transistors also on their lower surface. On the upper surface of the chips 32 a contact element 33 is applied onto a contact pad 32A. The contact elements 33 may have the form of spacer elements and may be fabricated by copper either galvanically plated or applied as a whole in the form of copper plates. The contact pad 32A can be, for example, an emitter contact pad of an insulated gate bipolar transistor (IGBT). A gate contact element of the IGBT can also be provided on the upper surface of the semiconductor chips 32 (not shown) and a gate contact layer can be applied which provides connections to all gate contact pads of the semiconductor chips 32.
  • According to FIG. 3B, a dielectric layer 34 is deposited onto the upper surfaces of the intermediate product as shown in FIG. 3A, i.e. onto the upper surfaces of the contact elements 33, the semiconductor 32, the solder layer 31, and the carrier 30, by anyone of the deposition methods as described before.
  • According to FIG. 30, after curing of the dielectric layer 34 an encapsulation layer or encapsulant 35 is deposited onto the intermediate product as shown in FIG. 3B. The encapsulant 35 can be applied by, for example, transfer molding, compression molding, vacuum casting, or laminating.
  • According to FIG. 3D, the encapsulation layer 35 is partly removed from above by, for example, grinding in order to expose the contact elements 33 so that they can be connected to further outside electrical connectors. As will be seen in the next example, grinding is not essential and also other measures can be taken to connect the contact elements 33 to the outside electrical connectors.
  • FIGS. 4A-4D show schematic cross-sectional side view representations for illustrating an exemplary method for fabricating an electronic device package according to the first aspect. According to FIG. 4A, a carrier 40 is provided in the form of, for example, a direct bonded copper (DCB) 40. The DCB 40 comprises a substrate 40A comprising an insulating, dielectric or ceramic layer or tile, and a first metallic layer 40B on a lower surface of the substrate 40A and a second metallic layer 40C on an upper surface of the substrate 40A. According to an example the carrier 40 may comprise one or more of a direct copper bonded (DCB) substrate, a direct aluminum bonded (DAB) substrate, and an active metal brazing substrate, wherein the substrate may comprise a ceramic layer, in particular one or more of AlN, Al2O3, or a dielectric layer, in particular Si3N4. The carrier 40 can also refer to an isolated metal substrate (IMS) in which similar to a DCB an intermediate insulating layer is sandwiched between two metallic layer wherein the intermediate insulating layer comprises a composite of a host material, in particular with filler increments like, for example, BN increments or any other increments as were mentioned above in connection with the encapsulant. The host material can be anyone of the materials which are mentioned within the present disclosure in connection with the encapsulant. DCB and IMS allow electrical isolation to a heatsink and at the same time good heat transfer to the heatsink, and also electrical isolation between the semiconductor chips applied onto the DCB or IMS.
  • Semiconductor chips 42 are deposited on an upper surface of the carrier 40 by use of an intermediate solder or adhesive layer 41 in the same way as it is described in connection with FIG. 3A. Furthermore, electrical contact elements 43 are attached to contact pads 42A of the semiconductor chips 42 which as well corresponds to the disposing of contact elements described previously in connection with FIG. 3A.
  • According to FIG. 4B, a dielectric layer 44 is deposited onto the intermediate product of FIG. 4A in the same way as described above in connection with FIG. 3B.
  • According to FIG. 4C, an encapsulation layer or encapsulant 45 is applied to the intermediate product of FIG. 4B in the same way as described above in connection with FIG. 3C.
  • According to FIG. 4D, openings 45A are formed in an upper surface of the encapsulant 45, the openings 45A extending from the upper surface down to the electrical contact elements 43 in order to allow connecting the contact elements 43 to further outside electrical connectors in a later step. The forming of the openings 45A can be carried out by laser drilling, which is capable to remove or ablate not only the material of the encapsulant 45 but also the material of the dielectric layer 44.
  • FIGS. 5A-5C show schematic cross-sectional side view representations for illustrating an exemplary method for fabricating an electronic device package according to the first aspect. According to FIG. 5A, a carrier 50 may be provided which may be similar or equal to the carrier 40 of FIGS. 4A-4D and can thus have the form of a DCB. The carrier 50 can, however, also be similar or equal to the carrier 30 of FIGS. 3A-3D. A semiconductor chip 52 is deposited onto an upper surface of the carrier 50 by use of an intermediate solder or adhesive layer 51 in the same way as described before in connection with FIG. 3A or FIG. 4A. Instead of just one semiconductor chip 52 also a plurality of semiconductor chips 52 can be applied onto the upper surface of the carrier 50. An electrical contact element 53 is applied to a contact pad. 52A of the semiconductor chip 52 in the same way as described before in connection with FIGS. 3A and 4A. A bond wire 54 is then connected between the contact element 53 and an upper surface of an area of the carrier 50. Another bond wire 54 can be connected between another contact element 53 and an upper surface of another area of the carrier 50. It should be mentioned that instead of a bond wire 54 also a clip could be applied as an electrical connection between the contact element 53 and an upper surface of an area of the carrier 50.
  • According to FIG. 5B, a dielectric layer 55 is then deposited onto an upper surface of the intermediate product of FIG. 5A in the same way as described before in connection with FIGS. 3B and 4B. As a result, the dielectric layer 55 is also applied to the upper surfaces of the bond wires 54.
  • According to FIG. 5B, an encapsulation layer 56 is applied to the intermediate product of FIG. 5B in the same way as described before in connection with FIGS. 3C and 4C.
  • The present disclosure also relates to an electronic device package according to a second aspect. The electronic device package according to the second aspect comprises a carrier, at least one semiconductor chip disposed on the carrier, the semiconductor chip comprising at least one contact pad on a main face thereof remote from the carrier, a contact element disposed on the contact pad, a dielectric layer disposed on or above the carrier, the semiconductor chip, and the contact element, and an encapsulation layer disposed on the dielectric layer.
  • Further examples of the electronic device package according to the second aspect can be formed by incorporating examples or features which were described before in connection with the method according to the first aspect.
  • The electronic device package according to the second aspect may, for example, have a form such as that shown in FIG. 3D, 4D or 5C comprising, respectively, a carrier 30, 40 or 50, at least one semiconductor chip 32, 42 or 52, having a contact pad 32A, 42A or 52A, a contact element 33, 43 or 53, a dielectric layer 34, 44 or 55, and an encapsulation layer 35, 45 or 56.
  • The electronic device package according to the second aspect may also have a form such as that shown in FIG. 6, 7 or 8 which refer to the case that the respective carriers 30, 40 or 50 as shown in FIGS. 3D, 4D, and 5C were only used as auxiliary carriers which were removed after encapsulating. FIG. 6 corresponds to FIG. 3D, FIG. 7 corresponds to FIG. 4D and. FIG. 8 corresponds to FIG. 5C, respectively, wherein all reference signs were taken over and have the same meaning as before.
  • The present disclosure also relates to an electronic voltage converter module according to a third aspect. The electronic voltage converter module, according to the third aspect, comprises an electronic device package according to the second aspect, wherein the semiconductor chips are semiconductor transistor chips which are electrically interconnected to form one or more of a motor drive circuit, a half-bridge circuit, an AC/AC converter circuit, a DC/AC converter circuit, a DC/DC converter circuit, and a buck converter circuit.
  • Further examples of the electronic voltage converter module according to the third aspect can be formed by incorporating examples and features which were described before in connection with the method according to the first aspect or the electronic device package according to the second aspect.
  • While the invention has been illustrated and described with respect to one or more implementations, alterations and/or modifications may be made to the illustrated examples without departing from the spirit and scope of the appended claims. In particular regard to the various functions performed by the above described components or structures (assemblies, devices, circuits, systems, etc.), the terms (including a reference to a “means”) used to describe such components are intended to correspond, unless otherwise indicated, to any component or structure which performs the specified function of the described component (e.g., that is functionally equivalent), even though not structurally equivalent to the disclosed structure which performs the function in the herein illustrated exemplary implementations of the invention.

Claims (15)

What is claimed is:
1. An electronic device package, comprising:
a semiconductor chip comprising a contact pad on a main face of the semiconductor chip;
a contact element disposed on the contact pad;
a dielectric layer disposed on the semiconductor chip and the contact element; and
an encapsulant disposed onto the dielectric layer.
2. The electronic device package of claim 1, further comprising a carrier on which the semiconductor chip is disposed.
3. The electronic device package of claim 2, wherein the carrier is a conductive carrier.
4. The electronic device package of claim 2, wherein the carrier is a direct copper bonded (DCB) substrate.
5. The electronic device package of claim 2, wherein the carrier is an insulated metal substrate (IMS).
6. The electronic device package of claim 2, wherein the carrier is an auxiliary carrier.
7. The electronic device package of claim 2, wherein the carrier is a temporary carrier.
8. The electronic device package of claim 1, wherein the dielectric layer comprises one or more of a polyimide layer, a parylene layer, a polybenzoxazole layer, a resin layer, a silicone layer, a spin-on glass layer, a semiconductor oxide layer, a semiconductor nitride layer, and a semiconductor oxynitride layer.
9. The electronic device package of claim 1, wherein the dielectric layer has a dielectric constant in a range from 2 to 5.
10. The electronic device package of claim 1, wherein the dielectric layer has a dielectric strength in a range from 100 V/μm to 500 V/μm.
11. The electronic device package of claim 1, wherein the dielectric layer has a dissipation factor in a range from 0.005 to 0.03, and wherein the dissipation factor is a measure of dielectric losses in the dielectric layer when used in an alternating field.
12. The electronic device package of claim 1, wherein the dielectric layer has a modulus of elasticity in a range from 0.1 GPa to 5.0 GPa.
13. The electronic device package of claim 1, wherein the dielectric layer has a thickness in a range from 2 μm to 100 μm.
14. The electronic device package of claim 1, wherein the dielectric layer comprises a stack of two or more dielectric layers of one or more of different materials and of different properties.
15. The electronic device package of claim 1, wherein the encapsulant comprises a host material comprising one or more of a resin, an epoxy silicone, an epoxy polyimide, a bismaleimide, a cyanate ester, and a thermoplast.
US16/047,688 2016-04-04 2018-07-27 An Electronic Device Package Abandoned US20180350780A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/047,688 US20180350780A1 (en) 2016-04-04 2018-07-27 An Electronic Device Package

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
DE102016106137.9A DE102016106137B4 (en) 2016-04-04 2016-04-04 Electronic device housing comprising a dielectric layer and an encapsulating material
DE102016106137.9 2016-04-04
US15/470,960 US10043782B2 (en) 2016-04-04 2017-03-28 Electronic device package having a dielectric layer and an encapsulant
US16/047,688 US20180350780A1 (en) 2016-04-04 2018-07-27 An Electronic Device Package

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US15/470,960 Division US10043782B2 (en) 2016-04-04 2017-03-28 Electronic device package having a dielectric layer and an encapsulant

Publications (1)

Publication Number Publication Date
US20180350780A1 true US20180350780A1 (en) 2018-12-06

Family

ID=59885590

Family Applications (2)

Application Number Title Priority Date Filing Date
US15/470,960 Active US10043782B2 (en) 2016-04-04 2017-03-28 Electronic device package having a dielectric layer and an encapsulant
US16/047,688 Abandoned US20180350780A1 (en) 2016-04-04 2018-07-27 An Electronic Device Package

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US15/470,960 Active US10043782B2 (en) 2016-04-04 2017-03-28 Electronic device package having a dielectric layer and an encapsulant

Country Status (3)

Country Link
US (2) US10043782B2 (en)
CN (1) CN107275235B (en)
DE (1) DE102016106137B4 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10964635B2 (en) 2018-05-22 2021-03-30 Schweizer Electronic Ag Power electronic metal-ceramic module and printed circuit board module with integrated power electronic metal-ceramic module and process for their making
WO2021167904A1 (en) * 2020-02-17 2021-08-26 Stephen Sampayan Partial discharge suppression in high voltage solid-state devices
US11437311B2 (en) * 2017-12-15 2022-09-06 Infineon Technologies Ag Semiconductor module and method for producing the same
WO2023152160A1 (en) * 2022-02-09 2023-08-17 Hitachi Energy Switzerland Ag Power electronics module and method for its manufacture

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10897824B2 (en) * 2017-10-30 2021-01-19 Baker Hughes, A Ge Company, Llc Encapsulation of downhole microelectronics and method the same
FR3084964A1 (en) * 2018-08-09 2020-02-14 Universite Toulouse Iii - Paul Sabatier ELECTRONIC DEVICE HAVING MULTILAYER ELECTRICAL INSULATION, AND MANUFACTURING METHOD THEREOF.
US11232993B2 (en) * 2019-05-02 2022-01-25 Advanced Semiconductor Engineering, Inc. Semiconductor device package and method of manufacturing the same
EP3852132A1 (en) * 2020-01-20 2021-07-21 Infineon Technologies Austria AG Additive manufacturing of a frontside or backside interconnect of a semiconductor die
EP4053894A1 (en) * 2021-03-05 2022-09-07 Infineon Technologies AG A semiconductor device comprising a semiconductor die and a carrier both covered by a parylene coating
DE102021202222A1 (en) 2021-03-08 2022-09-08 Schott Ag composite material
EP4280276A1 (en) * 2022-05-19 2023-11-22 Infineon Technologies Austria AG An electronic device module and a device module both with increased reliability due to an adhesion promoter layer

Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4486945A (en) * 1981-04-21 1984-12-11 Seiichiro Aigoo Method of manufacturing semiconductor device with plated bump
US5013688A (en) * 1988-08-05 1991-05-07 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor using plasma processing
US5096851A (en) * 1988-05-19 1992-03-17 Semiconductor Energy Laboratory Co., Ltd. Method of packaging an electronic device using a common holder to carry the device in both a cvd and molding step
US5208467A (en) * 1988-07-28 1993-05-04 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having a film-covered packaged component
US5438222A (en) * 1989-08-28 1995-08-01 Semiconductor Energy Laboratory Co., Ltd. Electronic device with plural pad connection of semiconductor chip to leads
US5622898A (en) * 1992-12-10 1997-04-22 International Business Machines Corporation Process of making an integrated circuit chip composite including parylene coated wire
US6013109A (en) * 1996-07-30 2000-01-11 Lg Semicon Co., Ltd. Crack-resistance semiconductor package and fabrication method thereof and fabrication apparatus thereof
US6046507A (en) * 1997-12-08 2000-04-04 Advanced Micro Devices Electrophoretic coating methodology to improve internal package delamination and wire bond reliability
US6107690A (en) * 1995-09-26 2000-08-22 Micron Technology, Inc. Coated semiconductor die/leadframe assembly and method for coating the assembly
US6368899B1 (en) * 2000-03-08 2002-04-09 Maxwell Electronic Components Group, Inc. Electronic device packaging
US6822340B2 (en) * 2000-11-20 2004-11-23 Texas Instruments Incorporated Low capacitance coupling wire bonded semiconductor device
US6852567B1 (en) * 1999-05-31 2005-02-08 Infineon Technologies A.G. Method of assembling a semiconductor device package
US8314484B2 (en) * 2009-01-23 2012-11-20 Renesas Electronics Corporation Semiconductor device and method of manufacturing the same
US8410586B2 (en) * 2006-05-10 2013-04-02 Infineon Technologies, Ag Semiconductor package and method of assembling a semiconductor package
US10199348B2 (en) * 2012-04-18 2019-02-05 Texas Instruments Incorporated Plastic-packaged semiconductor device having wires with polymerized insulating layer

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3619081A1 (en) 1986-06-06 1987-12-10 Bayer Ag INJECTION MOLDING BODY AND METHOD FOR THE PRODUCTION THEREOF
US5164816A (en) 1988-12-29 1992-11-17 Hitachi Chemical Co., Ltd. Integrated circuit device produced with a resin layer produced from a heat-resistant resin paste
US5165956A (en) * 1991-09-27 1992-11-24 At&T Bell Laboratories Method of encapsulating an electronic device with a silicone encapsulant
US5554684A (en) * 1993-10-12 1996-09-10 Occidental Chemical Corporation Forming polyimide coating by screen printing
US6121130A (en) * 1998-11-16 2000-09-19 Chartered Semiconductor Manufacturing Ltd. Laser curing of spin-on dielectric thin films
US6107184A (en) * 1998-12-09 2000-08-22 Applied Materials, Inc. Nano-porous copolymer films having low dielectric constants
DE10303449B4 (en) 2003-01-29 2007-04-26 Siemens Ag Method for wrapping an electronic component
DE10318078B4 (en) 2003-04-17 2007-03-08 Infineon Technologies Ag Method for protecting a rewiring on wafers / chips
WO2005071741A2 (en) * 2004-01-27 2005-08-04 Infineon Technologies Ag Coupling organic coatings in semiconductor housings
CN100530714C (en) * 2004-09-30 2009-08-19 奥斯兰姆奥普托半导体有限责任公司 Electrooptical device with wireless contaction
CA2539710A1 (en) 2005-03-04 2006-09-04 Zhi Yuan Wang Zwitterionic chromophores and macromolecules containing such chromophores
US7351657B2 (en) * 2005-06-10 2008-04-01 Honeywell International Inc. Method and apparatus for applying external coating to grid array packages for increased reliability and performance
TW200709361A (en) * 2005-07-07 2007-03-01 Koninkl Philips Electronics Nv Package, method of manufacturing the same and use thereof
DE102005047856B4 (en) * 2005-10-05 2007-09-06 Infineon Technologies Ag Semiconductor component with semiconductor device components embedded in a plastic housing composition, system carrier for accommodating the semiconductor device components and method for producing the system carrier and semiconductor components
CN101834146B (en) * 2009-03-13 2012-01-11 精材科技股份有限公司 Electronic element package and formation method thereof
US8313819B2 (en) * 2009-08-12 2012-11-20 Medos International S.A.R.L. Ultra-thin multi-layer packaging
JP2011171436A (en) * 2010-02-17 2011-09-01 Tdk Corp Electronic component built-in module and manufacturing method of the same
US8723299B2 (en) * 2010-06-01 2014-05-13 Infineon Technologies Ag Method and system for forming a thin semiconductor device
JP2012004282A (en) * 2010-06-16 2012-01-05 Mitsubishi Electric Corp Semiconductor device
KR102253463B1 (en) * 2013-01-08 2021-05-18 에이치제트오 인코포레이티드 Masking substrates for application of protective coatings
KR101757749B1 (en) 2013-07-03 2017-07-14 로젠버거 호흐프리쿠벤츠테흐닉 게엠베하 운트 코. 카게 Heat isolation structures for high bandwidth interconnects
US9099454B2 (en) * 2013-08-12 2015-08-04 Infineon Technologies Ag Molded semiconductor package with backside die metallization
US9099567B2 (en) * 2013-11-25 2015-08-04 Freescale Semiconductor, Inc. Packaged semiconductor devices and methods of their fabrication
US9780061B2 (en) * 2014-05-26 2017-10-03 Infineon Technologies Ag Molded chip package and method of manufacturing the same
DE102015109186A1 (en) * 2015-06-10 2016-12-15 Infineon Technologies Ag Semiconductor device, semiconductor system and method of forming a semiconductor device
US9561953B1 (en) * 2015-08-24 2017-02-07 Infineon Technologies Ag Method of forming a protective coating for a packaged semiconductor device

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4486945A (en) * 1981-04-21 1984-12-11 Seiichiro Aigoo Method of manufacturing semiconductor device with plated bump
US5096851A (en) * 1988-05-19 1992-03-17 Semiconductor Energy Laboratory Co., Ltd. Method of packaging an electronic device using a common holder to carry the device in both a cvd and molding step
US5208467A (en) * 1988-07-28 1993-05-04 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having a film-covered packaged component
US5013688A (en) * 1988-08-05 1991-05-07 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor using plasma processing
US5438222A (en) * 1989-08-28 1995-08-01 Semiconductor Energy Laboratory Co., Ltd. Electronic device with plural pad connection of semiconductor chip to leads
US5622898A (en) * 1992-12-10 1997-04-22 International Business Machines Corporation Process of making an integrated circuit chip composite including parylene coated wire
US6107690A (en) * 1995-09-26 2000-08-22 Micron Technology, Inc. Coated semiconductor die/leadframe assembly and method for coating the assembly
US6445060B1 (en) * 1995-09-26 2002-09-03 Micron Technology, Inc. Coated semiconductor die/leadframe assembly and method for coating the assembly
US6013109A (en) * 1996-07-30 2000-01-11 Lg Semicon Co., Ltd. Crack-resistance semiconductor package and fabrication method thereof and fabrication apparatus thereof
US6046507A (en) * 1997-12-08 2000-04-04 Advanced Micro Devices Electrophoretic coating methodology to improve internal package delamination and wire bond reliability
US6852567B1 (en) * 1999-05-31 2005-02-08 Infineon Technologies A.G. Method of assembling a semiconductor device package
US6368899B1 (en) * 2000-03-08 2002-04-09 Maxwell Electronic Components Group, Inc. Electronic device packaging
US6822340B2 (en) * 2000-11-20 2004-11-23 Texas Instruments Incorporated Low capacitance coupling wire bonded semiconductor device
US8410586B2 (en) * 2006-05-10 2013-04-02 Infineon Technologies, Ag Semiconductor package and method of assembling a semiconductor package
US8314484B2 (en) * 2009-01-23 2012-11-20 Renesas Electronics Corporation Semiconductor device and method of manufacturing the same
US10199348B2 (en) * 2012-04-18 2019-02-05 Texas Instruments Incorporated Plastic-packaged semiconductor device having wires with polymerized insulating layer

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11437311B2 (en) * 2017-12-15 2022-09-06 Infineon Technologies Ag Semiconductor module and method for producing the same
US10964635B2 (en) 2018-05-22 2021-03-30 Schweizer Electronic Ag Power electronic metal-ceramic module and printed circuit board module with integrated power electronic metal-ceramic module and process for their making
WO2021167904A1 (en) * 2020-02-17 2021-08-26 Stephen Sampayan Partial discharge suppression in high voltage solid-state devices
US11557646B2 (en) * 2020-02-17 2023-01-17 Lawrence Livermore National Security, Llc Partial discharge suppression in high voltage solid-state devices
US20230145347A1 (en) * 2020-02-17 2023-05-11 Lawrence Livermore National Security, Llc Partial discharge suppression in high voltage solid-state devices
US11888023B2 (en) * 2020-02-17 2024-01-30 Lawrence Livermore National Security, Llc Partial discharge suppression in high voltage solid-state devices
WO2023152160A1 (en) * 2022-02-09 2023-08-17 Hitachi Energy Switzerland Ag Power electronics module and method for its manufacture

Also Published As

Publication number Publication date
US10043782B2 (en) 2018-08-07
DE102016106137A1 (en) 2017-10-05
CN107275235A (en) 2017-10-20
DE102016106137B4 (en) 2023-12-28
CN107275235B (en) 2020-06-16
US20170287880A1 (en) 2017-10-05

Similar Documents

Publication Publication Date Title
US10043782B2 (en) Electronic device package having a dielectric layer and an encapsulant
US8507320B2 (en) Electronic device including a carrier and a semiconductor chip attached to the carrier and manufacturing thereof
US9123687B2 (en) Method of manufacturing a semiconductor device
US8513062B2 (en) Method of manufacturing a semiconductor device with a carrier having a cavity and semiconductor device
US9768037B2 (en) Electronic device package including metal blocks
US7879652B2 (en) Semiconductor module
US9859251B2 (en) Semiconductor device having a chip under package
US8866302B2 (en) Device including two semiconductor chips and manufacturing thereof
US9082759B2 (en) Semiconductor packages and methods of formation thereof
US9984897B2 (en) Method for manufacturing a chip arrangement including a ceramic layer
US10418313B2 (en) Electronic module comprising a plurality of encapsulation layers and a method for producing it
US9397018B2 (en) Chip arrangement, a method for manufacturing a chip arrangement, integrated circuits and a method for manufacturing an integrated circuit
US20160379847A1 (en) Method for Fabricating a Semiconductor Chip Panel
US8749075B2 (en) Integrated circuits and a method for manufacturing an integrated circuit
US9318473B2 (en) Semiconductor device including a polymer disposed on a carrier
US10109592B2 (en) Semiconductor chip with electrically conducting layer
US20220359432A1 (en) Semiconductor package with a scratch protection layer and method of fabrication
US9379050B2 (en) Electronic device
US9263421B2 (en) Semiconductor device having multiple chips mounted to a carrier
US20230360929A1 (en) Method for fabricating a semiconductor device module with increased reliability and a semiconductor device module

Legal Events

Date Code Title Description
AS Assignment

Owner name: INFINEON TECHNOLOGIES AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FUERGUT, EDWARD;DOEPKE, HOLGER;JUERSS, MICHAEL;AND OTHERS;SIGNING DATES FROM 20170329 TO 20170330;REEL/FRAME:046486/0628

STPP Information on status: patent application and granting procedure in general

Free format text: APPLICATION DISPATCHED FROM PREEXAM, NOT YET DOCKETED

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION