US20180350605A1 - High aspect ratio gates - Google Patents
High aspect ratio gates Download PDFInfo
- Publication number
- US20180350605A1 US20180350605A1 US16/058,409 US201816058409A US2018350605A1 US 20180350605 A1 US20180350605 A1 US 20180350605A1 US 201816058409 A US201816058409 A US 201816058409A US 2018350605 A1 US2018350605 A1 US 2018350605A1
- Authority
- US
- United States
- Prior art keywords
- trench
- gate
- substrate
- anchor
- gate stack
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000000758 substrate Substances 0.000 claims abstract description 65
- 239000004065 semiconductor Substances 0.000 claims abstract description 63
- 239000000463 material Substances 0.000 claims abstract description 41
- 238000005452 bending Methods 0.000 claims description 9
- 238000000034 method Methods 0.000 abstract description 53
- 238000011049 filling Methods 0.000 abstract description 5
- 238000004519 manufacturing process Methods 0.000 description 30
- 230000008569 process Effects 0.000 description 21
- 230000015572 biosynthetic process Effects 0.000 description 12
- 235000012431 wafers Nutrition 0.000 description 10
- 238000005520 cutting process Methods 0.000 description 6
- 238000005530 etching Methods 0.000 description 5
- 230000005669 field effect Effects 0.000 description 5
- 238000013461 design Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 238000002955 isolation Methods 0.000 description 4
- 238000001459 lithography Methods 0.000 description 4
- 239000000203 mixture Substances 0.000 description 4
- 238000005389 semiconductor device fabrication Methods 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 238000012546 transfer Methods 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000004070 electrodeposition Methods 0.000 description 2
- 239000010408 film Substances 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 239000002070 nanowire Substances 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 238000004151 rapid thermal annealing Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 210000000746 body region Anatomy 0.000 description 1
- 238000001311 chemical methods and process Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28114—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor characterised by the sectional shape, e.g. T, inverted-T
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28123—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823487—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of vertical transistor structures, i.e. with channel vertical to the substrate surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
- H01L29/42376—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
- H01L29/4238—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the surface lay-out
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
- H01L29/7825—Lateral DMOS transistors, i.e. LDMOS transistors with trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/30—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors
- H10B63/34—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors of the vertical channel field-effect transistor type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
Definitions
- the present invention relates in general to forming semiconductor devices for use in integrated circuits (ICs). More specifically, the present invention relates to improved fabrication methodologies and resulting structures for semiconductor devices (e.g., vertical field effect transistors (FETs)) that include relatively high aspect ratio gate structures.
- semiconductor devices e.g., vertical field effect transistors (FETs)
- FETs vertical field effect transistors
- MOSFETs metal oxide semiconductor field effect transistors
- each MOSFET has a source and a drain that are formed in an active region of a semiconductor layer by implanting n-type or p-type impurities in the layer of semiconductor material.
- MOSFET is a non-planar FET known generally as a vertical FET.
- gate pitch i.e., the center-to-center distance between adjacent gate features/structures
- the aspect ratios of the channel region and the gate region of a typical vertical FET device are high. In other words, the channel and gate regions are each much taller than they are wide.
- Embodiments of the present invention are directed to a method of forming a feature of a semiconductor device.
- the feature is a gate
- the method includes forming a substrate and forming a gate material extending over a major surface of the substrate.
- the method further includes forming a trench extending through the gate material and into the substrate in a first direction, wherein the trench further extends through the gate material and the substrate in a second direction.
- the method further includes filling the trench with a fill material and forming individual gates from the gate material, wherein the individual gates extend along a third direction.
- Embodiments are further directed to a method of forming a feature of a semiconductor device.
- the feature is a gate
- the method includes forming a substrate and forming a gate material extending over a major surface of the substrate.
- the method further includes forming a first trench extending through the gate material and into the substrate in a first direction, wherein the first trench further extends through the gate material and the substrate in a second direction.
- the method further includes forming a second trench extending through the gate material and into the substrate in the first direction, wherein the second trench further extends through the gate material and the substrate in the second direction.
- the method further includes filling the first trench with a fill material.
- the method further includes filling the second trench with the fill material.
- the method further includes forming individual gates from the gate material, wherein the individual gates extend along a third direction.
- Embodiments are further directed to a semiconductor structure.
- the semiconductor device structure includes a first trench extending into a substrate in a first direction and a second direction.
- the structure further includes a first anchor formed in the first trench, wherein a top portion of the first anchor extends above a major surface of the substrate.
- the structure further includes individual features formed over the major surface of the substrate.
- the individual feature is a gate, and the structure further includes the individual gates extending along a third direction, wherein each of the individual gates is physically coupled to the top portion f the first anchor.
- FIG. 1A depicts a three dimensional view of a high aspect-ratio gate structure
- FIG. 1B depicts a three dimensional view of a high aspect-ratio gate structure experiencing gate bending or gate flop-over;
- FIG. 2A depicts a cross-sectional view of a structure after a fabrication stage according to one or more embodiments
- FIG. 2B depicts a top-down view, rotated 90 degrees clockwise, of the structure shown in FIG. 2A ;
- FIG. 3A depicts a cross-sectional view of a structure after a fabrication stage according to one or more embodiments
- FIG. 3B depicts a top-down view, rotated 90 degrees clockwise, of the structure shown in FIG. 3A ;
- FIG. 4A depicts a cross-sectional view of a structure after a fabrication stage according to one or more embodiments
- FIG. 4B depicts a top-down view, rotated 90 degrees clockwise, of the structure shown in FIG. 4A ;
- FIG. 4C depicts a cross-sectional view of a structure after a fabrication stage according to one or more embodiments
- FIG. 4D depicts a top-down view, rotated 90 degrees clockwise, of the structure shown in FIG. 4C ;
- FIG. 4E depicts a cross-sectional view of a structure after a fabrication stage according to one or more embodiments
- FIG. 4F depicts a top-down view, rotated 90 degrees clockwise, of the structure shown in FIG. 4E ;
- FIG. 5A depicts a cross-sectional view of a structure after a fabrication stage according to one or more embodiments
- FIG. 5B depicts a top-down view, rotated 90 degrees clockwise, of the structure shown in FIG. 5A ;
- FIG. 6A depicts a cross-sectional view of a structure after a fabrication stage according to one or more embodiments
- FIG. 6B depicts a top-down view, rotated 90 degrees clockwise, of the structure shown in FIG. 6A ;
- FIG. 7 depicts a flow diagram illustrating a methodology according to one or more embodiments.
- references in the present disclosure to forming layer “A” over layer “B” include situations in which one or more intermediate layers (e.g., layer “C”) is between layer “A” and layer “B” as long as the relevant characteristics and functionalities of layer “A” and layer “B” are not substantially changed by the intermediate layer(s).
- layer “C” one or more intermediate layers
- compositions comprising, “comprising,” “includes,” “including,” “has,” “having,” “contains” or “containing,” or any other variation thereof, are intended to cover a non-exclusive inclusion.
- a composition, a mixture, process, method, article, or apparatus that comprises a list of elements is not necessarily limited to only those elements but can include other elements not expressly listed or inherent to such composition, mixture, process, method, article, or apparatus.
- exemplary is used herein to mean “serving as an example, instance or illustration.” Any embodiment or design described herein as “exemplary” is not necessarily to be construed as preferred or advantageous over other embodiments or designs.
- the terms “at least one” and “one or more” may be understood to include any integer number greater than or equal to one, i.e. one, two, three, four, etc.
- the terms “a plurality” may be understood to include any integer number greater than or equal to two, i.e. two, three, four, five, etc.
- connection may include both an indirect “connection” and a direct “connection.”
- Semiconductor devices are used in a variety of electronic and electro-optical applications. ICs are typically formed from various circuit configurations of semiconductor devices (e.g., transistors, capacitors, resistors, etc.) and conductive interconnect layers (known as metallization layers) formed on semiconductor wafers. Alternatively, semiconductor devices may be formed as monolithic devices, e.g., discrete devices. Semiconductor devices and conductive interconnect layers are formed on semiconductor wafers by depositing many types of thin films of material over the semiconductor wafers, patterning the thin films, doping selective regions of the semiconductor wafers, etc.
- Deposition is any process that grows, coats, or otherwise transfers a material onto the wafer.
- Available technologies include physical vapor deposition (PVD), chemical vapor deposition (CVD), electrochemical deposition (ECD), molecular beam epitaxy (MBE) and more recently, atomic layer deposition (ALD) among others.
- Removal/etching is any process that removes material from the wafer. Examples include etch processes (either wet or dry), and chemical-mechanical planarization (CMP), and the like.
- Semiconductor doping is the modification of electrical properties by doping, for example, transistor sources and drains, generally by diffusion and/or by ion implantation. These doping processes are followed by furnace annealing or by rapid thermal annealing (RTA). Annealing serves to activate the implanted dopants. Films of both conductors (e.g., poly-silicon, aluminum, copper, etc.) and insulators (e.g., various forms of silicon dioxide, silicon nitride, etc.) are used to connect and isolate transistors and their components. Selective doping of various regions of the semiconductor substrate allows the conductivity of the substrate to be changed with the application of voltage. By creating structures of these various components, millions of transistors can be built and wired together to form the complex circuitry of a modern microelectronic device.
- RTA rapid thermal annealing
- semiconductor lithography i.e., the formation of three-dimensional relief images or patterns on the semiconductor substrate for subsequent transfer of the pattern to the substrate.
- the patterns are a light sensitive polymer called a photo-resist.
- lithography and etch pattern transfer steps are repeated multiple times. Each pattern being printed on the wafer is aligned to the previously formed patterns and slowly the conductors, insulators and selectively doped regions are built up to form the final device.
- MOSFETs metal oxide semiconductor field effect transistors
- each MOSFET has a source and a drain that are formed in an active region of a semiconductor layer by implanting n-type or p-type impurities in the layer of semiconductor material.
- a channel (or body) region Disposed between the source and the drain is a gate electrode.
- the gate electrode and the body are spaced apart by a gate dielectric layer.
- MOSFET complementary metal-oxide-semiconductor
- FinFET fin-type field effect transistor
- the basic electrical layout and mode of operation of a FinFET device does not differ significantly from a traditional field effect transistor (FET).
- FET field effect transistor
- the source, drain and channel regions of a FinFET are built as a three-dimensional fin/bar on top of a local shallow trench isolation (STI) region and a semiconductor substrate.
- the gate electrode is wrapped over the top and sides of a middle portion of the fin such that the grate electrode is substantially perpendicular with respect to the fin.
- STI local shallow trench isolation
- This middle portion of the fin which is under the gate electrode, functions as the channel and provides an increased effective channel width compared to planar MOSFETs.
- the source and drain regions are the portions of the fin on either side of the channel that are not under the gate electrode.
- the source and drain regions may be suitably doped to produce the desired FET polarity, as is known in the art.
- the dimensions of the fin establish the effective channel length for the transistor.
- vertical FETs As non-planar MOSFETs are scaled to smaller dimensions/geometries for higher device density, so-called vertical FETs have been developed.
- One type of vertical FET is known generally as a nanowire vertical FET. Unlike FinFET structures, the entire fin of a nanowire vertical FET functions as the channel region.
- the gate which is parallel to the vertical sidewalls of the fin, wraps around the fin sidewalls.
- the source/drain regions are formed above and below the fin channel.
- the fin/channel region and the surrounding gate region are formed with relatively high aspect ratios. In other words, it is desirable for the fin/channel region and the gate region to each be much taller than wide. Additionally, tall gate structures are needed for downstream fabrication processes such as replacement gate, self-aligned contact formation, etc.
- FIGS. 1A and 1B An example of gate bending/flop-over is shown in FIGS. 1A and 1B .
- a high aspect ratio gate structure 100 is shown immediately after the gate formation processes have completed.
- gate structure 100 includes a height dimension H extending along a first direction 110 , a thickness dimension T extending along a second direction 120 , and a length dimension L extending along a third direction 130 .
- first direction 110 is substantially perpendicular to second direction 120 and third direction 130
- second direction 120 is substantially perpendicular to third direction 130
- Gate structure 100 has a high aspect ratio because, as shown, height dimension H is greater than thickness dimension T.
- FIG. 1B a high aspect ratio gate structure 100 A is shown after having experienced gate bending/flop-over during one or more of the device fabrication processes that occur after the initial formation of gate 100 A.
- Gate 100 A is identical to gate 100 except a bend 140 has formed along height dimension H of gate 100 A.
- the present invention provides improved fabrication methodologies and resulting structures for semiconductor devices (e.g., vertical FETs) that include relatively high aspect ratio features such as the high aspect ratio gate structures 100 , 100 A shown in FIG. 1A and FIG. 1B .
- semiconductor devices e.g., vertical FETs
- the present invention instead of forming the high aspect ratio gate structures from bulk gate material and then cutting the high aspect ratio gate structures to form individual high aspect ratio gate structures of a desired length, the present invention cuts the desired gate lengths from bulk gate material, attaches one or more anchors to the cut bulk gate material, and then forms the individual high aspect ratio gate structures.
- the anchor(s) stabilize the high aspect ratio gate structures to prevent gate bending/flop-over during subsequent semiconductor device fabrication operations.
- the anchor is physically coupled to the gate structure.
- the anchor is physically couple d to the gate structure and an underlying substrate. In one or more embodiments, the anchor is physically coupled to one end of the gate structure. In one or more embodiments, a first anchor is physically coupled to a first end of the gate structure, and a second anchor is physically coupled to a second end of the gate structure. In one or more embodiments, one anchor is used to stabilize multiple high aspect ratio gate structures. In one or more embodiments, the gate structure is a dummy gate.
- FIGS. 2A through 6B depict cross-sectional views and top-down rotated views of a semiconductor device after various fabrication stages in accordance with one or more embodiments.
- FIG. 7 depicts a flow diagram illustrating a gate fabrication methodology 700 according to one or more embodiments.
- a description of gate fabrication methodologies according to one or more embodiment of the present invention will now be provided with reference to the gate fabrication stages shown in FIGS. 2A-6B , as well as methodology 700 shown in FIG. 7 .
- a substrate 202 is formed using known semiconductor fabrication techniques (block 702 ).
- FIG. 2B depicts a top-down view, rotated 90 degrees clockwise, of the semiconductor structure 200 shown in FIG. 2A .
- Substrate 202 includes major surfaces shown in FIG. 2A as a front (or top) surface 204 and a back (or bottom) surface 206 .
- a variety of discrete components e.g., passive devices (resistors, capacitors, inductors, etc.), semiconductor device, and the like
- interconnect layers and device contacts may be formed in or on substrate 202 . Accordingly, substrate 202 may or may not contain existing features.
- substrate 202 is a semiconductor material. In one or more embodiments, substrate 202 is silicon. In one or more embodiments, substrate 202 is silicon germanium. Substrate 202 has been simplified for ease of illustration. For example, only a portion of substrate 202 , as well as other structure described and illustrated herein, are shown. In practice, substrate 202 and the other features/structures (e.g., gate material 302 , the number of trenches 402 , 404 , the number of anchors 502 , 504 , the number of individual gate structures 602 , 604 ) extend further along second direction 120 and third direction 130 than shown in the figures.
- gate material 302 the number of trenches 402 , 404 , the number of anchors 502 , 504 , the number of individual gate structures 602 , 604
- a gate material shown as a gate stack 302
- a gate material is formed over front surface 204 of substrate 202 using known deposition processes (block 704 ).
- FIG. 3B depicts a top-down view, rotated 90 degrees clockwise, of the semiconductor structure 200 shown in FIG. 3A .
- the gate material is polysilicon, which may or may not be replaced by a metal depending on the gate formation process being used (e.g., gate-last, gate-first, etc.).
- FIG. 3B depicts a top-down view, rotated 90 degrees clockwise, of semiconductor structure 200 showing a top surface of gate stack 302 .
- a first trench 402 and a second trench 404 are formed, wherein each trench 402 , 404 extends through gate stack 302 and into substrate 202 in first direction 110 , and wherein each trench 402 , 404 extends through gate material 302 and an upper portion of substrate 202 in second direction 120 .
- FIG. 4F depicts a top-down view, rotated 90 degrees clockwise, of the semiconductor structure 200 shown in FIG. 4E .
- Trenches 402 , 404 may be formed in a variety of ways, including, for example, reactive ion etching (RIE).
- RIE reactive ion etching
- the present invention instead of forming the individual high aspect ratio gate structures from bulk gate structure material, and then cutting the individual high aspect ratio gate structures to form individual high aspect ratio gate structures of a desired length, the present invention cuts/etches gat stack 302 into the desired gate lengths Lg, attaches one or more anchors 502 , 502 (shown in FIGS. 5A and 5B ) to the cut gate stack 302 , and then forms the individual high aspect ratio gate structures 602 , 604 (shown in FIG. 6A and 6B ).
- FIGS. 4A, 4B, 4C and 4D depict an exemplary method and the resulting intermediate structures for cutting/etching gate stack 302 the desired gate lengths Lg by forming first and second trenches 402 , 404 according to one or more embodiments of the present invention.
- FIG. 4B depicts a top-down view, rotated 90 degrees clockwise, of the semiconductor structure 200 shown in FIG. 4A
- FIG. 4D depicts a top-down view, rotated 90 degrees clockwise, of the semiconductor structure 200 shown in FIG. 4C .
- a cut mask 410 is placed over gate stack 302 (block 706 ).
- Cut mask 410 is shown in block diagram form for purposes of illustration, and it is understood by those skilled in the art that, in practice, cut mask 410 may take a variety of shapes and forms, depending on whether trenches 402 , 404 are formed by etching or by cutting. In general, a simpler cut mask configuration may be used when trenches 402 , 404 are formed by cutting, and a more elaborate cut mask may be needed when trenches 402 , 404 are formed by etching in that the cut mask will need to cover the portions of gate stack 302 on either side of the trenches 402 , 404 that will not need to be etched.
- cut mask 410 includes a length dimension L-CM that is used to define the gate length Lg. Accordingly, L-CM (shown in FIGS. 4A-4D ) is selected to match the desired Lg (shown in FIGS. 4E-6B ) for the particular semiconductor device design and/or IC design.
- a first anchor 502 and a second anchor 504 are formed in trenches 402 , 404 , respectively, wherein each anchor 502 , 504 extends through gate stack 302 and into substrate 202 in first direction 110 , and wherein each anchor 502 , 504 extends through gate material 302 and an upper portion of substrate 202 in second direction 120 .
- FIG. 5B depicts a top-down view, rotated 90 degrees clockwise, of the semiconductor structure 200 shown in FIG. 5A .
- anchors 502 , 504 are formed by filling (e.g., using a damascene process) trenches 402 , 404 with fill material (block 708 ).
- the fill material is nitride or silicon nitride
- anchors 502 , 504 are nitride or silicon nitride blocks, which, after formation, are physically coupled to substrate 202 and gate stack 302 .
- gate stack 302 is etched or cut along third direction 130 using conventional gate formation techniques to form individual gate structures 602 , 604 (block 710 ).
- FIG. 6B depicts a top-down view, rotated 90 degrees clockwise, of the semiconductor structure 200 shown in FIG. 6A .
- each individual gate structure 602 , 604 includes height dimension H extending along first direction 110 , thickness dimension T extending along second direction 120 , and length dimension Lg extending along a third direction 130 .
- Each individual gate structure 602 , 604 has a high aspect ratio because, as shown, height dimension H is greater than thickness dimension T.
- the present invention cut/etched gat stack 302 into the desired gate lengths Lg, attached one or more anchors 502 , 502 to the cut gate stack 302 , and then formed individual high aspect ratio gate structures 602 , 604 .
- semiconductor structure 200 is then processed in a conventional manner to form the desired semiconductor device (e.g., a vertical FET).
- the individual gate structures 602 , 604 are dummy gates, and subsequent fabrication processes (e.g., replacement gate, gate-last, etc.) are applied to remove dummy gates 602 , 604 and replace them with a metal gate (not shown).
- Anchors 502 , 504 provide support and prevent gate bending or gate flop-over of individual gate structures 602 , 604 until sufficient structures (e.g., shallow trench isolation regions (STI)) are formed by downstream semiconductor device fabrication operations, which are subsequent to gate formation processes but prior to replacement gate formation processes.
- STI shallow trench isolation regions
- one or more embodiments of the present invention provide methodologies and resulting structures for forming high aspect ratio features of semiconductor devices.
- Technical effects and benefits of one or more embodiments of the present invention include, instead of forming the high aspect ratio gate structure and then cutting the high aspect ratio gate structures to form individual high aspect ratio gate structures of a desired length, embodiments of the present invention cuts the desired gate lengths from bulk gate material, attaches one or more anchors to the cut bulk gate material, and then forms the individual high aspect ratio gate structures.
- the anchor(s) stabilize the high aspect ratio gate structures to prevent gate bending/flop-over during subsequent semiconductor device fabrication operations.
- the anchor is physically coupled to the gate structure.
- the anchor is physically couple d to the gate structure and an underlying substrate. In one or more embodiments, the anchor is physically coupled to one end of the gate structure. In one or more embodiments, a first anchor is physically coupled to a first end of the gate structure, and a second anchor is physically coupled to a second end of the gate structure. In one or more embodiments, one anchor is used to stabilize multiple high aspect ratio gate structures. In one or more embodiments, the gate structure is a dummy gate.
- various functions or acts may take place at a given location and/or in connection with the operation of one or more apparatuses or systems.
- a portion of a given function or act may be performed at a first device or location, and the remainder of the function or act may be performed at one or more additional devices or locations.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Electrodes Of Semiconductors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
- This application is a divisional of U.S. application Ser. No. 15/474,585, filed Mar. 30, 2017, which is a divisional of U.S. application Ser. No. 15/196,299, filed Jun. 29, 2016, the contents of which are incorporated by reference herein in its entirety.
- The present invention relates in general to forming semiconductor devices for use in integrated circuits (ICs). More specifically, the present invention relates to improved fabrication methodologies and resulting structures for semiconductor devices (e.g., vertical field effect transistors (FETs)) that include relatively high aspect ratio gate structures.
- Semiconductor devices are typically formed using active regions of a wafer. The active regions are defined by isolation regions used to separate and electrically isolate adjacent semiconductor devices. For example, in an IC having a plurality of metal oxide semiconductor field effect transistors (MOSFETs), each MOSFET has a source and a drain that are formed in an active region of a semiconductor layer by implanting n-type or p-type impurities in the layer of semiconductor material.
- One type of MOSFET is a non-planar FET known generally as a vertical FET. In order to decrease gate pitch (i.e., the center-to-center distance between adjacent gate features/structures) and increase device density on the wafer, the aspect ratios of the channel region and the gate region of a typical vertical FET device are high. In other words, the channel and gate regions are each much taller than they are wide.
- Embodiments of the present invention are directed to a method of forming a feature of a semiconductor device. In one or more embodiments, the feature is a gate, and the method includes forming a substrate and forming a gate material extending over a major surface of the substrate. The method further includes forming a trench extending through the gate material and into the substrate in a first direction, wherein the trench further extends through the gate material and the substrate in a second direction. The method further includes filling the trench with a fill material and forming individual gates from the gate material, wherein the individual gates extend along a third direction.
- Embodiments are further directed to a method of forming a feature of a semiconductor device. In one or more embodiments, the feature is a gate, and the method includes forming a substrate and forming a gate material extending over a major surface of the substrate. The method further includes forming a first trench extending through the gate material and into the substrate in a first direction, wherein the first trench further extends through the gate material and the substrate in a second direction. The method further includes forming a second trench extending through the gate material and into the substrate in the first direction, wherein the second trench further extends through the gate material and the substrate in the second direction. The method further includes filling the first trench with a fill material. The method further includes filling the second trench with the fill material. The method further includes forming individual gates from the gate material, wherein the individual gates extend along a third direction.
- Embodiments are further directed to a semiconductor structure. The semiconductor device structure includes a first trench extending into a substrate in a first direction and a second direction. The structure further includes a first anchor formed in the first trench, wherein a top portion of the first anchor extends above a major surface of the substrate. The structure further includes individual features formed over the major surface of the substrate. In one or more embodiments, the individual feature is a gate, and the structure further includes the individual gates extending along a third direction, wherein each of the individual gates is physically coupled to the top portion f the first anchor.
- Additional features and advantages are realized through the techniques described herein. Other embodiments and aspects are described in detail herein. For a better understanding, refer to the description and to the drawings.
- The subject matter which is regarded as the present invention is particularly pointed out and distinctly claimed in the claims at the conclusion of the specification. The foregoing and other features and advantages are apparent from the following detailed description taken in conjunction with the accompanying drawings in which:
-
FIG. 1A depicts a three dimensional view of a high aspect-ratio gate structure; -
FIG. 1B depicts a three dimensional view of a high aspect-ratio gate structure experiencing gate bending or gate flop-over; -
FIG. 2A depicts a cross-sectional view of a structure after a fabrication stage according to one or more embodiments; -
FIG. 2B depicts a top-down view, rotated 90 degrees clockwise, of the structure shown inFIG. 2A ; -
FIG. 3A depicts a cross-sectional view of a structure after a fabrication stage according to one or more embodiments; -
FIG. 3B depicts a top-down view, rotated 90 degrees clockwise, of the structure shown inFIG. 3A ; -
FIG. 4A depicts a cross-sectional view of a structure after a fabrication stage according to one or more embodiments; -
FIG. 4B depicts a top-down view, rotated 90 degrees clockwise, of the structure shown inFIG. 4A ; -
FIG. 4C depicts a cross-sectional view of a structure after a fabrication stage according to one or more embodiments; -
FIG. 4D depicts a top-down view, rotated 90 degrees clockwise, of the structure shown inFIG. 4C ; -
FIG. 4E depicts a cross-sectional view of a structure after a fabrication stage according to one or more embodiments; -
FIG. 4F depicts a top-down view, rotated 90 degrees clockwise, of the structure shown inFIG. 4E ; -
FIG. 5A depicts a cross-sectional view of a structure after a fabrication stage according to one or more embodiments; -
FIG. 5B depicts a top-down view, rotated 90 degrees clockwise, of the structure shown inFIG. 5A ; -
FIG. 6A depicts a cross-sectional view of a structure after a fabrication stage according to one or more embodiments; -
FIG. 6B depicts a top-down view, rotated 90 degrees clockwise, of the structure shown inFIG. 6A ; and -
FIG. 7 depicts a flow diagram illustrating a methodology according to one or more embodiments. - In the accompanying figures and following detailed description of the disclosed embodiments, the various elements illustrated in the figures are provided with three or four digit reference numbers. The leftmost digit(s) of each reference number corresponds to the figure in which its element is first illustrated.
- It is understood in advance that, although this disclosure includes a detailed description of the formation and resulting structures for a specific type of vertical FET, implementation of the teachings recited herein are not limited to a particular type of semiconductor device or IC architecture. Rather embodiments of the present invention are capable of being implemented in conjunction with any other type semiconductor device or IC architecture, now known or later developed, as long as the semiconductor device incorporates high aspect ratio features that are susceptible to bending or flop-over during the fabrication of other features.
- Various embodiments of the present invention are described herein with reference to the related drawings. Alternative embodiments may be devised without departing from the scope of this invention. It is noted that various connections and positional relationships (e.g., over, below, adjacent, etc.) are set forth between elements in the following description and in the drawings. These connections and/or positional relationships, unless specified otherwise, may be direct or indirect, and the present disclosure is not intended to be limiting in this respect. Accordingly, a coupling of entities may refer to either a direct or an indirect coupling, and a positional relationship between entities may be a direct or indirect positional relationship. As an example of an indirect positional relationship, references in the present disclosure to forming layer “A” over layer “B” include situations in which one or more intermediate layers (e.g., layer “C”) is between layer “A” and layer “B” as long as the relevant characteristics and functionalities of layer “A” and layer “B” are not substantially changed by the intermediate layer(s).
- The following definitions and abbreviations are to be used for the interpretation of the claims and the specification. As used herein, the terms “comprises,” “comprising,” “includes,” “including,” “has,” “having,” “contains” or “containing,” or any other variation thereof, are intended to cover a non-exclusive inclusion. For example, a composition, a mixture, process, method, article, or apparatus that comprises a list of elements is not necessarily limited to only those elements but can include other elements not expressly listed or inherent to such composition, mixture, process, method, article, or apparatus.
- Additionally, the term “exemplary” is used herein to mean “serving as an example, instance or illustration.” Any embodiment or design described herein as “exemplary” is not necessarily to be construed as preferred or advantageous over other embodiments or designs. The terms “at least one” and “one or more” may be understood to include any integer number greater than or equal to one, i.e. one, two, three, four, etc. The terms “a plurality” may be understood to include any integer number greater than or equal to two, i.e. two, three, four, five, etc. The term “connection” may include both an indirect “connection” and a direct “connection.”
- Semiconductor devices are used in a variety of electronic and electro-optical applications. ICs are typically formed from various circuit configurations of semiconductor devices (e.g., transistors, capacitors, resistors, etc.) and conductive interconnect layers (known as metallization layers) formed on semiconductor wafers. Alternatively, semiconductor devices may be formed as monolithic devices, e.g., discrete devices. Semiconductor devices and conductive interconnect layers are formed on semiconductor wafers by depositing many types of thin films of material over the semiconductor wafers, patterning the thin films, doping selective regions of the semiconductor wafers, etc.
- For the sake of brevity, conventional techniques related to semiconductor device and IC fabrication may not be described in detail herein. Moreover, the various tasks and process steps described herein may be incorporated into a more comprehensive procedure or process having additional steps or functionality not described in detail herein. In particular, various steps in the manufacture of semiconductor devices and semiconductor-based ICs are well known and so, in the interest of brevity, many conventional steps will only be mentioned briefly herein or will be omitted entirely without providing the well-known process details.
- By way of background, however, a more general description of the semiconductor device fabrication processes that may be utilized in implementing one or more embodiments of the present invention will now be provided. Although specific fabrication operations used in implementing one or more embodiments of the present invention may be individually known, the disclosed combination of operations and/or resulting structures of the present invention are unique. Thus, the unique combination of the operations according to the present invention utilize a variety of individually known physical and chemical processes performed on a semiconductor (e.g., silicon) substrate, some of which are described in the following immediately following paragraphs.
- In general, the various processes used to form a micro-chip that will be packaged into an IC fall into four general categories, namely, film deposition, removal/etching, semiconductor doping and patterning/lithography. Deposition is any process that grows, coats, or otherwise transfers a material onto the wafer. Available technologies include physical vapor deposition (PVD), chemical vapor deposition (CVD), electrochemical deposition (ECD), molecular beam epitaxy (MBE) and more recently, atomic layer deposition (ALD) among others. Removal/etching is any process that removes material from the wafer. Examples include etch processes (either wet or dry), and chemical-mechanical planarization (CMP), and the like. Semiconductor doping is the modification of electrical properties by doping, for example, transistor sources and drains, generally by diffusion and/or by ion implantation. These doping processes are followed by furnace annealing or by rapid thermal annealing (RTA). Annealing serves to activate the implanted dopants. Films of both conductors (e.g., poly-silicon, aluminum, copper, etc.) and insulators (e.g., various forms of silicon dioxide, silicon nitride, etc.) are used to connect and isolate transistors and their components. Selective doping of various regions of the semiconductor substrate allows the conductivity of the substrate to be changed with the application of voltage. By creating structures of these various components, millions of transistors can be built and wired together to form the complex circuitry of a modern microelectronic device.
- Fundamental to the above-described fabrication processes is semiconductor lithography, i.e., the formation of three-dimensional relief images or patterns on the semiconductor substrate for subsequent transfer of the pattern to the substrate. In semiconductor lithography, the patterns are a light sensitive polymer called a photo-resist. To build the complex structures that make up a transistor and the many wires that connect the millions of transistors of a circuit, lithography and etch pattern transfer steps are repeated multiple times. Each pattern being printed on the wafer is aligned to the previously formed patterns and slowly the conductors, insulators and selectively doped regions are built up to form the final device.
- Semiconductor devices are typically formed using active regions of a wafer. The active regions are defined by isolation regions used to separate and electrically isolate adjacent semiconductor devices. For example, in an IC having a plurality of metal oxide semiconductor field effect transistors (MOSFETs), each MOSFET has a source and a drain that are formed in an active region of a semiconductor layer by implanting n-type or p-type impurities in the layer of semiconductor material. Disposed between the source and the drain is a channel (or body) region. Disposed above the body region is a gate electrode. The gate electrode and the body are spaced apart by a gate dielectric layer.
- Various alternative MOSFET device structures have been proposed to improve device performance, particularly at the interface between the gate and the channel. One type of MOSFET is a non-planar device known generally as a fin-type field effect transistor (FinFET). The basic electrical layout and mode of operation of a FinFET device does not differ significantly from a traditional field effect transistor (FET). In contrast to a planar MOSFET, however, the source, drain and channel regions of a FinFET are built as a three-dimensional fin/bar on top of a local shallow trench isolation (STI) region and a semiconductor substrate. The gate electrode is wrapped over the top and sides of a middle portion of the fin such that the grate electrode is substantially perpendicular with respect to the fin. This middle portion of the fin, which is under the gate electrode, functions as the channel and provides an increased effective channel width compared to planar MOSFETs. The source and drain regions are the portions of the fin on either side of the channel that are not under the gate electrode. The source and drain regions may be suitably doped to produce the desired FET polarity, as is known in the art. The dimensions of the fin establish the effective channel length for the transistor.
- As non-planar MOSFETs are scaled to smaller dimensions/geometries for higher device density, so-called vertical FETs have been developed. One type of vertical FET is known generally as a nanowire vertical FET. Unlike FinFET structures, the entire fin of a nanowire vertical FET functions as the channel region. In some configurations, the gate, which is parallel to the vertical sidewalls of the fin, wraps around the fin sidewalls. In some configurations, the source/drain regions are formed above and below the fin channel.
- In order to decrease gate pitch (i.e., the center-to-center distance between adjacent gate structures) and increase device density of a typical vertical FET, it is desirable to form the fin/channel region and the surrounding gate region with relatively high aspect ratios. In other words, it is desirable for the fin/channel region and the gate region to each be much taller than wide. Additionally, tall gate structures are needed for downstream fabrication processes such as replacement gate, self-aligned contact formation, etc.
- However, during the device fabrication processes that occur after the initial gate formation, tall gate structures are susceptible to a problem known as gate bend or gate flop-over, wherein the high aspect ratio gate structure bends or flops over along its height dimension. An example of gate bending/flop-over is shown in
FIGS. 1A and 1B . InFIG. 1A , a high aspectratio gate structure 100 is shown immediately after the gate formation processes have completed. At this stage of the overall device fabrication process,gate structure 100 includes a height dimension H extending along afirst direction 110, a thickness dimension T extending along asecond direction 120, and a length dimension L extending along athird direction 130. In general,first direction 110 is substantially perpendicular tosecond direction 120 andthird direction 130, andsecond direction 120 is substantially perpendicular tothird direction 130.Gate structure 100 has a high aspect ratio because, as shown, height dimension H is greater than thickness dimension T. InFIG. 1B , a high aspectratio gate structure 100A is shown after having experienced gate bending/flop-over during one or more of the device fabrication processes that occur after the initial formation ofgate 100A.Gate 100A is identical togate 100 except abend 140 has formed along height dimension H ofgate 100A. - The present invention provides improved fabrication methodologies and resulting structures for semiconductor devices (e.g., vertical FETs) that include relatively high aspect ratio features such as the high aspect
ratio gate structures FIG. 1A andFIG. 1B . According to one or more embodiments, instead of forming the high aspect ratio gate structures from bulk gate material and then cutting the high aspect ratio gate structures to form individual high aspect ratio gate structures of a desired length, the present invention cuts the desired gate lengths from bulk gate material, attaches one or more anchors to the cut bulk gate material, and then forms the individual high aspect ratio gate structures. The anchor(s) stabilize the high aspect ratio gate structures to prevent gate bending/flop-over during subsequent semiconductor device fabrication operations. In one or more embodiments, the anchor is physically coupled to the gate structure. In one or more embodiments the anchor is physically couple d to the gate structure and an underlying substrate. In one or more embodiments, the anchor is physically coupled to one end of the gate structure. In one or more embodiments, a first anchor is physically coupled to a first end of the gate structure, and a second anchor is physically coupled to a second end of the gate structure. In one or more embodiments, one anchor is used to stabilize multiple high aspect ratio gate structures. In one or more embodiments, the gate structure is a dummy gate. - Turning now to a more detailed description of the present invention,
FIGS. 2A through 6B depict cross-sectional views and top-down rotated views of a semiconductor device after various fabrication stages in accordance with one or more embodiments.FIG. 7 depicts a flow diagram illustrating agate fabrication methodology 700 according to one or more embodiments. A description of gate fabrication methodologies according to one or more embodiment of the present invention will now be provided with reference to the gate fabrication stages shown inFIGS. 2A-6B , as well asmethodology 700 shown inFIG. 7 . - As shown in
FIG. 2A , in an initial fabrication stage of asemiconductor structure 200 according to one or more embodiments, asubstrate 202 is formed using known semiconductor fabrication techniques (block 702).FIG. 2B depicts a top-down view, rotated 90 degrees clockwise, of thesemiconductor structure 200 shown inFIG. 2A .Substrate 202 includes major surfaces shown inFIG. 2A as a front (or top)surface 204 and a back (or bottom)surface 206. A variety of discrete components (not shown) (e.g., passive devices (resistors, capacitors, inductors, etc.), semiconductor device, and the like), interconnect layers and device contacts may be formed in or onsubstrate 202. Accordingly,substrate 202 may or may not contain existing features. In one ormore embodiments substrate 202 is a semiconductor material. In one or more embodiments,substrate 202 is silicon. In one or more embodiments,substrate 202 is silicon germanium.Substrate 202 has been simplified for ease of illustration. For example, only a portion ofsubstrate 202, as well as other structure described and illustrated herein, are shown. In practice,substrate 202 and the other features/structures (e.g.,gate material 302, the number oftrenches anchors individual gate structures 602, 604) extend further alongsecond direction 120 andthird direction 130 than shown in the figures. - As shown in
FIG. 3A , in another fabrication stage ofsemiconductor structure 200 according to one or more embodiments, a gate material, shown as agate stack 302, is formed overfront surface 204 ofsubstrate 202 using known deposition processes (block 704).FIG. 3B depicts a top-down view, rotated 90 degrees clockwise, of thesemiconductor structure 200 shown inFIG. 3A . In one or more embodiments, the gate material is polysilicon, which may or may not be replaced by a metal depending on the gate formation process being used (e.g., gate-last, gate-first, etc.).FIG. 3B depicts a top-down view, rotated 90 degrees clockwise, ofsemiconductor structure 200 showing a top surface ofgate stack 302. - As shown in
FIGS. 4E and 4F , in another fabrication stage ofsemiconductor structure 200 according to one or more embodiments, afirst trench 402 and asecond trench 404 are formed, wherein eachtrench gate stack 302 and intosubstrate 202 infirst direction 110, and wherein eachtrench gate material 302 and an upper portion ofsubstrate 202 insecond direction 120.FIG. 4F depicts a top-down view, rotated 90 degrees clockwise, of thesemiconductor structure 200 shown inFIG. 4E .Trenches stack 302 into the desired gate lengths Lg, attaches one ormore anchors 502, 502 (shown inFIGS. 5A and 5B ) to thecut gate stack 302, and then forms the individual high aspectratio gate structures 602, 604 (shown inFIG. 6A and 6B ). -
FIGS. 4A, 4B, 4C and 4D depict an exemplary method and the resulting intermediate structures for cutting/etching gate stack 302 the desired gate lengths Lg by forming first andsecond trenches FIG. 4B depicts a top-down view, rotated 90 degrees clockwise, of thesemiconductor structure 200 shown inFIG. 4A , andFIG. 4D depicts a top-down view, rotated 90 degrees clockwise, of thesemiconductor structure 200 shown inFIG. 4C . As shown inFIGS. 4A and 4B , in one or more embodiments, acut mask 410 is placed over gate stack 302 (block 706). Cutmask 410 is shown in block diagram form for purposes of illustration, and it is understood by those skilled in the art that, in practice, cutmask 410 may take a variety of shapes and forms, depending on whethertrenches trenches trenches gate stack 302 on either side of thetrenches mask 410 includes a length dimension L-CM that is used to define the gate length Lg. Accordingly, L-CM (shown inFIGS. 4A-4D ) is selected to match the desired Lg (shown inFIGS. 4E-6B ) for the particular semiconductor device design and/or IC design. - As shown in
FIGS. 5A and 5B , in another fabrication stage ofsemiconductor structure 200 according to one or more embodiments, afirst anchor 502 and asecond anchor 504 are formed intrenches anchor gate stack 302 and intosubstrate 202 infirst direction 110, and wherein eachanchor gate material 302 and an upper portion ofsubstrate 202 insecond direction 120.FIG. 5B depicts a top-down view, rotated 90 degrees clockwise, of thesemiconductor structure 200 shown inFIG. 5A . In one or more embodiments, anchors 502, 504 are formed by filling (e.g., using a damascene process)trenches substrate 202 andgate stack 302. - As shown in
FIGS. 6A and 6B , in another fabrication stage ofsemiconductor structure 200 according to one or more embodiments,gate stack 302 is etched or cut alongthird direction 130 using conventional gate formation techniques to formindividual gate structures 602, 604 (block 710).FIG. 6B depicts a top-down view, rotated 90 degrees clockwise, of thesemiconductor structure 200 shown inFIG. 6A . As best shown inFIG. 6b , eachindividual gate structure first direction 110, thickness dimension T extending alongsecond direction 120, and length dimension Lg extending along athird direction 130. Eachindividual gate structure etched gat stack 302 into the desired gate lengths Lg, attached one ormore anchors cut gate stack 302, and then formed individual high aspectratio gate structures - After formation of
individual gate structures semiconductor structure 200 is then processed in a conventional manner to form the desired semiconductor device (e.g., a vertical FET). In one or more embodiments, theindividual gate structures dummy gates Anchors individual gate structures - Thus, it can be seen from the foregoing detailed description and accompanying illustrations that one or more embodiments of the present invention provide methodologies and resulting structures for forming high aspect ratio features of semiconductor devices. Technical effects and benefits of one or more embodiments of the present invention include, instead of forming the high aspect ratio gate structure and then cutting the high aspect ratio gate structures to form individual high aspect ratio gate structures of a desired length, embodiments of the present invention cuts the desired gate lengths from bulk gate material, attaches one or more anchors to the cut bulk gate material, and then forms the individual high aspect ratio gate structures. The anchor(s) stabilize the high aspect ratio gate structures to prevent gate bending/flop-over during subsequent semiconductor device fabrication operations. In one or more embodiments, the anchor is physically coupled to the gate structure. In one or more embodiments the anchor is physically couple d to the gate structure and an underlying substrate. In one or more embodiments, the anchor is physically coupled to one end of the gate structure. In one or more embodiments, a first anchor is physically coupled to a first end of the gate structure, and a second anchor is physically coupled to a second end of the gate structure. In one or more embodiments, one anchor is used to stabilize multiple high aspect ratio gate structures. In one or more embodiments, the gate structure is a dummy gate.
- In some embodiments, various functions or acts may take place at a given location and/or in connection with the operation of one or more apparatuses or systems. In some embodiments, a portion of a given function or act may be performed at a first device or location, and the remainder of the function or act may be performed at one or more additional devices or locations.
- The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiments were chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.
- The flowchart and block diagrams in the figures illustrate the functionality and operation of possible implementations of systems and methods according to various embodiments of the present invention. In some alternative implementations, the functions noted in the block may occur out of the order noted in the figures. For example, two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved. The actions may be performed in a differing order or actions may be added, deleted or modified. Also, the term “coupled” describes having a signal path between two elements and does not imply a direct connection between the elements with no intervening elements/connections therebetween. All of these variations are considered a part of the disclosure.
- The terms “about” or “substantially” are intended to include the degree of error associated with measurement of the particular quantity based upon the equipment available at the time of filing the application. For example, “about” can include a range of ±8% or 5%, or 2% of a given value.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the present invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, element components, and/or groups thereof.
- While the present invention has been described in detail in connection with only a limited number of embodiments, it should be readily understood that the present invention is not limited to such disclosed embodiments. Rather, the present invention can be modified to incorporate any number of variations, alterations, substitutions or equivalent arrangements not heretofore described, but which are commensurate with the spirit and scope of the present invention. Additionally, while various embodiments of the present invention have been described, it is to be understood that aspects of the present invention may include only some of the described embodiments. Accordingly, the present invention is not to be seen as limited by the foregoing description, but is only limited by the scope of the appended claims.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/058,409 US20180350605A1 (en) | 2016-06-29 | 2018-08-08 | High aspect ratio gates |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/196,299 US10157745B2 (en) | 2016-06-29 | 2016-06-29 | High aspect ratio gates |
US15/474,585 US10134595B2 (en) | 2016-06-29 | 2017-03-30 | High aspect ratio gates |
US16/058,409 US20180350605A1 (en) | 2016-06-29 | 2018-08-08 | High aspect ratio gates |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/474,585 Division US10134595B2 (en) | 2016-06-29 | 2017-03-30 | High aspect ratio gates |
Publications (1)
Publication Number | Publication Date |
---|---|
US20180350605A1 true US20180350605A1 (en) | 2018-12-06 |
Family
ID=60807708
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/196,299 Expired - Fee Related US10157745B2 (en) | 2016-06-29 | 2016-06-29 | High aspect ratio gates |
US15/474,585 Expired - Fee Related US10134595B2 (en) | 2016-06-29 | 2017-03-30 | High aspect ratio gates |
US16/058,379 Active US10707083B2 (en) | 2016-06-29 | 2018-08-08 | High aspect ratio gates |
US16/058,409 Abandoned US20180350605A1 (en) | 2016-06-29 | 2018-08-08 | High aspect ratio gates |
Family Applications Before (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/196,299 Expired - Fee Related US10157745B2 (en) | 2016-06-29 | 2016-06-29 | High aspect ratio gates |
US15/474,585 Expired - Fee Related US10134595B2 (en) | 2016-06-29 | 2017-03-30 | High aspect ratio gates |
US16/058,379 Active US10707083B2 (en) | 2016-06-29 | 2018-08-08 | High aspect ratio gates |
Country Status (1)
Country | Link |
---|---|
US (4) | US10157745B2 (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10157745B2 (en) | 2016-06-29 | 2018-12-18 | International Business Machines Corporation | High aspect ratio gates |
US10629489B2 (en) | 2018-09-24 | 2020-04-21 | International Business Machines Corporation | Approach to prevent collapse of high aspect ratio Fin structures for vertical transport Fin field effect transistor devices |
US10680107B2 (en) | 2018-09-24 | 2020-06-09 | International Business Machines Corporation | Nanosheet transistor with stable structure |
US10998233B2 (en) | 2019-03-05 | 2021-05-04 | International Business Machines Corporation | Mechanically stable complementary field effect transistors |
US11569229B2 (en) | 2019-04-12 | 2023-01-31 | International Business Machines Corporation | Stacked vertical transport field effect transistors with anchors |
US10790379B1 (en) | 2019-05-08 | 2020-09-29 | International Business Machines Corporation | Vertical field effect transistor with anchor |
US11916143B2 (en) | 2021-09-24 | 2024-02-27 | International Business Machines Corporation | Vertical transport field-effect transistor with gate patterning |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7163864B1 (en) | 2000-10-18 | 2007-01-16 | International Business Machines Corporation | Method of fabricating semiconductor side wall fin |
DE102007020263B4 (en) | 2007-04-30 | 2013-12-12 | Infineon Technologies Ag | Verkrallungsstruktur |
US9076821B2 (en) | 2007-04-30 | 2015-07-07 | Infineon Technologies Ag | Anchoring structure and intermeshing structure |
US7977136B2 (en) | 2008-01-11 | 2011-07-12 | Georgia Tech Research Corporation | Microelectromechanical systems structures and self-aligned high aspect-ratio combined poly and single-crystal silicon fabrication processes for producing same |
US7915659B2 (en) * | 2008-03-06 | 2011-03-29 | Micron Technology, Inc. | Devices with cavity-defined gates and methods of making the same |
US8269283B2 (en) | 2009-12-21 | 2012-09-18 | Intel Corporation | Methods and apparatus to reduce layout based strain variations in non-planar transistor structures |
US9093376B2 (en) * | 2012-10-24 | 2015-07-28 | International Business Machines Corporation | Replacement metal gate FinFET |
US8815668B2 (en) | 2012-12-07 | 2014-08-26 | International Business Machines Corporation | Preventing FIN erosion and limiting Epi overburden in FinFET structures by composite hardmask |
US9006077B2 (en) | 2013-08-21 | 2015-04-14 | GlobalFoundries, Inc. | Gate length independent silicon-on-nothing (SON) scheme for bulk FinFETs |
US9318574B2 (en) | 2014-06-18 | 2016-04-19 | International Business Machines Corporation | Method and structure for enabling high aspect ratio sacrificial gates |
US10157745B2 (en) | 2016-06-29 | 2018-12-18 | International Business Machines Corporation | High aspect ratio gates |
-
2016
- 2016-06-29 US US15/196,299 patent/US10157745B2/en not_active Expired - Fee Related
-
2017
- 2017-03-30 US US15/474,585 patent/US10134595B2/en not_active Expired - Fee Related
-
2018
- 2018-08-08 US US16/058,379 patent/US10707083B2/en active Active
- 2018-08-08 US US16/058,409 patent/US20180350605A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
US10157745B2 (en) | 2018-12-18 |
US20180005834A1 (en) | 2018-01-04 |
US20180005833A1 (en) | 2018-01-04 |
US20180374707A1 (en) | 2018-12-27 |
US10134595B2 (en) | 2018-11-20 |
US10707083B2 (en) | 2020-07-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10707083B2 (en) | High aspect ratio gates | |
US10453939B2 (en) | Reduced capacitance in vertical transistors by preventing excessive overlap between the gate and the source/drain | |
US11362193B2 (en) | Inverse T-shaped contact structures having air gap spacers | |
US10224249B2 (en) | Merged gate for vertical transistors | |
US11735480B2 (en) | Transistor having source or drain formation assistance regions with improved bottom isolation | |
US10347657B1 (en) | Semiconductor circuit including nanosheets and fins on the same wafer | |
US10840147B1 (en) | Fin cut forming single and double diffusion breaks | |
US11289484B2 (en) | Forming source and drain regions for sheet transistors | |
US10833190B2 (en) | Super long channel device within VFET architecture | |
US20220375788A1 (en) | Formation of trench silicide source or drain contacts without gate damage | |
US10665692B2 (en) | Non-self aligned gate contacts formed over the active region of a transistor | |
US20180197793A1 (en) | Self-aligned doping in source/drain regions for low contact resistance | |
US11695059B2 (en) | Bottom source/drain etch with fin-cut-last-VTFET | |
US10832961B1 (en) | Sacrificial gate spacer regions for gate contacts formed over the active region of a transistor | |
US10903331B2 (en) | Positioning air-gap spacers in a transistor for improved control of parasitic capacitance | |
US10950506B2 (en) | Forming single and double diffusion breaks | |
US10256154B2 (en) | Uniform shallow trench isolation | |
US20230123883A1 (en) | Nanosheet transistor devices with different active channel widths | |
TWI830154B (en) | Semiconductor devices and methods for manufacturing capacitor in nanosheet | |
US20240170331A1 (en) | Forksheet field effect transistor including self-aligned gate | |
US10374084B2 (en) | Vertical channel devices and method of fabricating same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHENG, KANGGUO;KANAKASABAPATHY, SIVANANDA K.;XU, PENG;REEL/FRAME:046587/0219 Effective date: 20160624 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
AS | Assignment |
Owner name: ELPIS TECHNOLOGIES INC., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:052557/0327 Effective date: 20200306 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |