US20180337585A1 - Control circuit for voltage regulator with reference signal generating and associated method - Google Patents
Control circuit for voltage regulator with reference signal generating and associated method Download PDFInfo
- Publication number
- US20180337585A1 US20180337585A1 US15/984,312 US201815984312A US2018337585A1 US 20180337585 A1 US20180337585 A1 US 20180337585A1 US 201815984312 A US201815984312 A US 201815984312A US 2018337585 A1 US2018337585 A1 US 2018337585A1
- Authority
- US
- United States
- Prior art keywords
- signal
- reference signal
- duty
- voltage
- target voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
- H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
- H02M3/1588—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load comprising at least one synchronous rectifier element
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/28—Supervision thereof, e.g. detecting power-supply failure by out of limits supervision
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
- H02M1/0025—Arrangements for modifying reference values, feedback values or error values in the control loop of a converter
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/44—Circuits or arrangements for compensating for electromagnetic interference in converters or inverters
-
- H02M2001/0025—
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
- H02M3/157—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators with digital control
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Definitions
- the present invention relates to electrical circuit, more particularly but not exclusively relates to control circuit for voltage regulator and associated method.
- an operating voltage of a processor needs to be adjusted to accommodate different operating mode.
- the processor comprises Central Processing Unit (CPU) and Graphic Processing Unit (GPU) for example.
- CPU Central Processing Unit
- GPU Graphic Processing Unit
- a voltage regulator is employed to adjust the operating voltage based on a voltage identification (VID) code received from the processor.
- VIP voltage identification
- the voltage regulator provides a reference signal based on the voltage identification code, and the voltage regulator converts an input voltage to an output voltage based on the reference signal.
- the output voltage is used as the operating voltage of the processor.
- the voltage identification code may have a pulse width modulation signal compatible with an NVIDIA processor. However, it is demanding to get the reference signal having both fast response and high accuracy based on the voltage identification code.
- One embodiment of the present invention discloses a method for controlling a voltage regulator, wherein the voltage regulator has a power switch and the voltage regulator is configured to convert an input voltage to an output voltage based on a reference signal, the method comprising: receiving a voltage identification code, the voltage identification code comprising a pulse width modulation signal; providing a duty signal via measuring a duty cycle of the pulse width modulation signal; calculating a target voltage corresponding to the voltage identification code based on the duty signal; providing the reference signal via filtering the duty signal by a first filter if the voltage identification code varies; providing the reference signal via filtering the duty signal by a second filter if the reference signal is in a range determined by the target voltage, and a bandwidth of the first filter is larger than a bandwidth of the second filter; and providing a switching control signal to control the power switch based on the reference signal and a feedback signal representative of the output voltage.
- a control circuit for a voltage regulator wherein the voltage regulator has a power switch and the voltage regulator is configured to provide an output voltage based on a reference signal
- the control circuit comprising: a reference generating circuit, configured to receive a voltage identification code and to provide the reference signal based on the voltage identification code, wherein the reference signal is provided by a first filter if the voltage identification code varies, and the reference signal is provided by a second filter if the reference signal is in a range determined by a target voltage corresponding to the voltage identification code, and a bandwidth of the first filter is larger than a bandwidth of the second filter; and a switching control circuit, configured to provide a switching control signal to control the power switch based on the reference signal and a feedback signal representative of the output voltage.
- Yet another embodiment of the present invention discloses a method for controlling a voltage regulator, wherein the voltage regulator has a power switch which is turned ON and OFF to regulate an output voltage based on a reference signal, the method comprising: receiving a voltage identification code, the voltage identification code comprising a pulse width modulation signal; providing a duty signal via measuring a duty cycle of the pulse width modulation signal; providing the reference signal via filtering the duty signal by a first function if the voltage identification code varies; providing the reference signal via filtering the duty signal by a second function if the reference signal is in a range determined by a target voltage corresponding to the voltage identification code; and providing a switching control signal to control the power switch based on the reference signal and a feedback signal representative of the output voltage.
- FIG. 1 shows a flow chart 100 illustrating a method for generating a reference signal according to an embodiment of the present invention.
- FIG. 2 shows waveform of reference signal when duty cycle of voltage identification code increases according to an embodiment of the present invention.
- FIG. 3 shows waveform of reference signal when duty cycle of voltage identification code decreases according to an embodiment of the present invention.
- FIG. 4 illustrates a circuit block diagram of a voltage regulator 1000 according to an embodiment of the present invention.
- FIG. 5 schematically illustrates a reference generating circuit 30 according to an embodiment of the present invention.
- FIG. 6 shows a state transition diagram of reference generating circuit 30 according to an embodiment of the present invention.
- FIG. 7 schematically illustrates a digital filter 121 according to an embodiment of the present invention.
- FIG. 8 schematically illustrates a digital filter 121 according to another embodiment of the present invention.
- FIG. 9 schematically illustrates a judging unit 13 according to an embodiment of the present invention.
- FIG. 10 schematically illustrates a judging unit 13 according to an embodiment of the present invention.
- the control circuit receives a voltage identification code and provides a reference signal accordingly to regulate an output voltage of the voltage regulator.
- the present invention provides the reference signal with high accuracy and fast response to variation of the voltage identification code. If the voltage identification code varies, the reference signal is provided by filtering a duty signal with a first function, for example, the reference signal changes with a first time constant. The duty signal is obtained based on the voltage identification code. And if the reference signal is in a range determined by a target voltage corresponding to the voltage identification code, the reference signal is provided by filtering the duty signal with a second function, for example, the reference signal changes with a second time constant.
- time constant is associated with a response time period.
- time constant is a time period that the reference signal changes to (1 ⁇ 1/e) times of a predicted variation range, i.e., about 0.63 times of the predicted variation range.
- FIG. 1 shows a flow chart 100 illustrating a method for generating a reference signal according to an embodiment of the present invention.
- the method illustrated by flow chart 100 comprises steps S 11 -S 15 .
- step S 11 receiving a voltage identification code PWM-VID from a processor, voltage identification code PWM-VID comprises a pulse width modulation signal.
- the pulse width modulation signal with different duty cycle is corresponding to different operating voltage Vtarget the processor needed.
- step S 12 providing a duty signal Duty_info via measuring a duty cycle Duty of voltage identification code PWM-VID, i.e., measuring duty cycle Duty of the pulse width modulation signal.
- duty cycle Duty of the pulse width modulation signal is measured by detecting a time period during which the pulse width modulation signal maintains at a high voltage level.
- step S 13 calculating a target voltage Vtarget_cal corresponding to voltage identification code PWM-VID based on duty signal Duty_info.
- step S 14 providing a reference signal Ref_final via filtering duty signal Duty_info with a first function f 1 (Duty_info) if voltage identification code PWM-VID varies, and it is judged that reference signal Ref_final demands dynamic regulation.
- providing reference signal Ref_final via filtering duty signal Duty_info with first function f 1 (Duty_info) comprises that reference signal Ref_final linearly changes into a range determined by target voltage Vtarget_cal with a preset maximum rate Rmax.
- providing reference signal Ref_final via filtering duty signal Duty_info with a second function f 2 (Duty_info) if reference signal Ref_final is in the range determined by target voltage Vtarget_cal.
- a bandwidth of the first function f 1 (Duty_info) is larger than a bandwidth of the second function f 2 (Duty_info).
- voltage identification code PWM-VID varies when a difference between target voltage Vtarget_cal and reference signal Ref_final is larger than a preset value E 1 . In another embodiment, it is judged that voltage identification code PWM-VID varies when variation of duty cycle Duty of the pulse width modulation signal exceeds a preset range.
- reference signal Ref_final is recognized as in the range determined by target voltage Vtarget_cal when reference signal Ref_final increases to larger than the sum of target voltage Vtarget_cal and a rising threshold up_threshold. Rising threshold up_threshold is programmable, and is larger than or equal to zero.
- reference signal Ref_final is recognized as in the range determined by target voltage Vtarget_cal when reference signal Ref_final decreases to less than the sum of target voltage Vtarget_cal and a falling threshold down_threshold. Falling threshold down_threshold is programmable, and is larger than or equal to zero.
- a relationship between operating voltage Vtarget of the processor and duty cycle Duty of the pulse width modulation signal is expressed by following equation (1):
- Vtarget (Vmax ⁇ Vmin)*Duty+Vmin (1)
- Vmax is a value of operating voltage Vtarget when corresponding duty cycle Duty of the pulse width modulation signal is 100%
- Vmin is a value of operating voltage Vtarget when corresponding duty cycle Duty of the pulse width modulation signal is zero.
- target voltage Vtarget_cal increases when duty signal Duty_info increases, and target voltage Vtarget_cal decreases when duty signal Duty_info decreases.
- target voltage Vtarget_cal can be obtained by following equation (2):
- Vtarget_cal (Vmax ⁇ Vmin)*Duty_info+Vmin (2)
- FIG. 2 shows waveform of reference signal Ref_final when duty cycle Duty of the pulse width modulation signal increases according to an embodiment of the present invention.
- voltage identification code PWM-VID varies, duty cycle Duty of the pulse width modulation signal increases and it is judged that reference signal Ref_final demands dynamic regulation, e.g., dynamic increase.
- duty signal Duty_info increases, and target voltage Vtarget_cal increases correspondingly.
- Reference signal Ref final is provided via filtering duty signal Duty_info by the first function f 1 (Duty_info), e.g., reference signal Ref_final increases with the first time constant.
- reference signal Ref_final increases to larger than the sum of target voltage Vtarget_cal and rising threshold up_threshold, and reference signal Ref_final is recognized as in the range determined by target voltage Vtarget_cal.
- reference signal Ref_final is provided via filtering duty signal Duty_info by the second function f 2 (Duty_info), e.g., reference signal Ref_final changes with the second time constant to approach operating voltage Vtarget.
- an initial value of function f 2 (Duty_info) equals reference signal Ref_final when transits to the second function f 2 (Duty_info) from the first function f 1 (Duty_info).
- FIG. 3 shows waveform of reference signal Ref_final when duty cycle Duty of the pulse width modulation signal decreases according to an embodiment of the present invention.
- voltage identification code PWM-VID varies, duty cycle Duty of the pulse width modulation signal decreases and it is judged that reference signal Ref_final demands dynamic regulation, e.g., dynamic decrease.
- duty signal Duty_info decreases, and target voltage Vtarget_cal decreases correspondingly.
- Reference signal Ref_final is provided via filtering duty signal Duty_info by the first function f 1 (Duty_info), e.g., reference signal Ref_final decreases with the first time constant.
- reference signal Ref_final decreases to less than the sum of target voltage Vtarget_cal and falling threshold down_threshold, and reference signal Ref_final is recognized as in the range determined by target voltage Vtarget_cal.
- reference signal Ref_final is provided via filtering duty signal Duty_info by the second function f 2 (Duty_info), e.g., reference signal Ref_final changes with the second time constant to approach operating voltage Vtarget.
- Embodiments shown in this invention could satisfy demanding of transient response for reference signal Ref_final when voltage identification code PWM-VID varies. Meanwhile accuracy of reference signal Ref_final is also assured.
- People with ordinary skill in the art should know that there are differences between duty signal Duty_info and duty cycle Duty, and between target voltage Vtarget_cal and operating voltage Vtarget. Accuracy of duty signal Duty_info and target voltage Vtarget_cal are influenced by a frequency of a system clock and a calculating precision.
- reference signal Ref_final will finally approach operating voltage Vtarget per the second function f 2 (Duty_info), and accuracy of reference signal Ref_final will not be influenced by duty signal Duty_info and target voltage Vtarget_cal.
- FIG. 4 illustrates a circuit block diagram of a voltage regulator 1000 according to an embodiment of the present invention.
- Voltage regulator 1000 comprises a switching circuit 10 , a control circuit comprising a reference generating circuit 30 and a switching control circuit 40 .
- Switching circuit 10 comprising at least one power switch is configured to convert an input voltage Vin to an output voltage Vo based on reference signal Ref_final.
- Output voltage Vo is coupled to a processor 20 to provide operating voltage Vtarget.
- Reference generating circuit 30 is coupled to processor 20 to receive voltage identification code PWM-VID, and is configured to provide reference signal Ref_final based on voltage identification code PWM-VID.
- reference signal Ref_final changes with the first time constant when voltage identification code PWM-VID varies.
- reference signal Ref_final changes with the second time constant when reference signal Ref_final is in the range determined by target voltage Vtarget_cal.
- reference signal Ref_final linearly changes to the range determined by target voltage Vtarget_cal with maximum rate Rmax; and after reference signal Ref_final in the range determined by target voltage Vtarget_cal, reference signal Ref_final is provided via filtering duty signal Duty_info, and slew rate of reference signal Ref_final is less than maximum rate Rmax.
- Switching control circuit 40 is configured to provide a switching control signal Ctrl to control the at least one power switch in switching circuit 10 based on reference signal Ref_final and a feedback signal Vfb representative of output voltage Vo.
- FIG. 5 schematically illustrates reference generating circuit 30 according to an embodiment of the present invention.
- Reference generating circuit 30 receives voltage identification code PWM-VID, and provides reference signal Ref_final based on voltage identification code PWM-VID.
- Reference signal Ref_final may be either a digital signal or an analog signal.
- Reference generating circuit 30 comprises a duty cycle calculating unit 11 , a filtering unit 12 , a judging unit 13 , and a multiplexer 14 .
- Duty cycle calculating unit 11 receives voltage identification code PWM-VID, and provides duty signal Duty_info via detecting a time period during which voltage identification code PWM-VID maintains at the high voltage level.
- a timing signal PeriodH is obtained based on the time period during which voltage identification code PWM-VID maintains at the high voltage level
- a time signal PeriodL is obtained based on a time period during which voltage identification code PWM-VID maintains at a low voltage level
- Time signals PeriodH and PeriodL may be a 4-bit hexadecimal number.
- Duty signal Duty_info may be an 8-bit hexadecimal number.
- filtering unit 12 comprises a digital filter 121 and a digital filter 122 .
- Digital filter 121 receives duty signal Duty_info, and provides dynamic signal Ref_dvid via filtering duty signal Duty_info by the first function f 1 (Duty_info).
- Digital filter 122 receives duty signal Duty_info, and provides static signal Ref_settle via filtering duty signal Duty_info by the second function f 2 (Duty_info).
- a bandwidth of digital filter 121 is larger than a bandwidth of digital filter 122 .
- Digital filter 121 and digital filter 122 directly implement a mathematical algorithm, corresponding to desired function f 1 (Duty_info) or function f 2 (Duty_info), in its programming.
- function f 1 (Duty_info) may be implemented as equations (3) and (4) shown in a digital system.
- Ref_filt( n ) (Vmax ⁇ Vmin)*Duty_info( n )+Vmin (3)
- Ref_dvid( n ) (1 ⁇ k 1)*Ref_dvid( n ⁇ 1)+ k 1*Ref_filt( n ) (4)
- k 1 is a filtering coefficient
- n represents a current calculating period of the digital system
- n ⁇ 1 represents a previous calculating period of the digital system.
- function f 1 (Duty_info) may be implemented as: dynamic signal Ref_dvid increases or decreases with maximum rate Rmax until reference signal Ref_final is in the range determined by target voltage Vtarget_cal.
- function f 2 (Duty_info) may be implemented as equations (3) and (5) shown or as equations (3) and (6) shown in the digital system.
- Ref_dvid( n ) (1 ⁇ k 2)*Ref_dvid( n ⁇ 1)+ k 2*Ref_filt( n ) (5)
- Ref_settle( n ) (1 ⁇ k 3)*Ref_settle( n ⁇ 1)+ k 4*Ref_filt( n ⁇ 1)+ k 5*Ref_filt( n ) (6)
- judging unit 13 receives duty signal Duty_info and reference signal Ref_final, and provides selection signal Sel based on duty signal Duty_info and reference signal Ref_final.
- Multiplexer 14 receives dynamic signal Ref_divd, static signal Ref_settle, and selection signal Sel, and provides reference signal Ref_final selectively based on one of dynamic signal Ref_dvid and static signal Ref_settle under control of selection signal Sel.
- selection signal Sel when voltage identification code PWM-VID varies, it is judged that reference signal Ref_final demands dynamic regulation, selection signal Sel is configured to control multiplexer 14 to provide reference signal Ref_final based on dynamic signal Ref_dvid, i.e., reference signal Ref_final is provided via filtering duty signal Duty_info by digital filter 121 .
- reference signal Ref when it is judged that reference signal Ref is in the range determined by target voltage Vtarget_cal, reference signal Ref_final transits to static regulation from dynamic regulation, selection signal Sel is configured to control multiplexer 14 to provide reference signal Ref_final based on static signal Ref_settle, i.e., reference signal Ref_final is provided via filtering duty signal Duty_info by digital filter 122 .
- judging unit 13 is further configured to judge a regulation direction of refefence signal Ref_final, and provide direction signal DVID_direction to filtering unit 12 accordingly.
- function f 1 (Duty_info+CMP) may be implemented as equations (4) and (7) shown in the digital system.
- Ref_filt( n ) (Vmax ⁇ Vmin)*[Duty_info( n )+CMP]+Vmin (7)
- FIG. 6 shows a state transition diagram of reference generating circuit 30 according to an embodiment of the present invention.
- reference generating circuit 30 has three states: a static regulation state S_settle, a dynamic increasing state S_up, and a dynamic decreasing state S_down.
- reference generating circuit 30 is in static regulation state S_settle initially.
- target voltage Vtarget_cal minus reference signal Ref_final is larger than preset value E 1 , or when duty cycle Duty of the pulse width modulation signal increases beyond a predetermined range, it is judged that reference signal Ref_final demands dynamic increasing regulation, and reference generating circuit 30 enters dynamic increasing state S_up from static regulation state S_settle.
- reference generating circuit 30 When reference signal Ref_final minus target voltage Vtarget_cal is larger than preset value E 1 , or when duty cycle Duty of the pulse width modulation signal decreases beyond the predetermined range, it is judged that reference signal Ref_final demands dynamic decreasing regulation, and reference generating circuit 30 enters dynamic decreasing state S_down from static regulation state S_settle.
- dynamic increasing state S_up when reference signal Ref_final is in the range determined by target voltage Vtarget_cal, for example, when reference signal Ref_final is larger than the sum of target voltage Vtarget_cal and rising threshold up_threshold, reference generating circuit 30 transits to static regulation state S_settle from dynamic increasing state S_up.
- reference generating circuit 30 transits to static regulation state S_settle from dynamic decreasing state S_down.
- dynamic increasing state S_up comprises: providing reference signal Ref_final via filtering duty sinal Duty_info or the sum of duty signal Duty_info and compensation signal CMP by function f 1 , restricting reference signal Ref_final monotone increasing with the first time constant, and limiting increasing slew rate of reference signal Ref_final to no more than maximum rate Rmax.
- dynamic decreasing state S_down comprises: providing reference signal Ref_final via filtering duty signal Duty_info by function f 1 , restricting reference signal Ref_final monotone decreasing, and limiting decreasing slew rate of reference signal Ref_final to no more than maximum rate Rmax.
- static regulation state S_settle comprises: providing reference signal Ref_final via filtering duty signal Duty_info by function f 2 , releasing monotone restriction on reference signal Ref_final, and reference signal Ref_final approaches operating voltage Vtarget with the second time constant.
- Monotone increasing means that reference signal Ref_final increases or stays without decreasing
- monotone decreasing means that reference signal Ref_final decreases or stays without increasing
- FIG. 7 schematically illustrates digital filter 121 according to an embodiment of the present invention.
- digital filter 121 comprises a filtering unit 123 , a monotone restricting unit 124 , and a slew rate limiting unit 125 .
- Filtering unit 123 receives duty signal Duty_info and direction signal DVID_direction, and provides filtered signal tmp 1 .
- direction signal DVID_direction indicates that the regulation direction of reference signal Ref_final is increasing
- filtered signal tmp 1 is provided via filtering the sum of duty signal Duty_info and compensation signal CMP by function f 1 .
- filtered signal tmp 1 is provided via filtering duty signal Duty_info by function f 1 .
- Monotone restricting unit 124 receives direction signal DVID_direction and filtered signal tmp 1 , and provides monotone signal tmp 2 via restricting filtered signal tmp 1 based on direction signal DVID_direction.
- monotone signal tmp 2 is provided by restricting filtered signal tmp 1 monotone decreasing.
- monotone signal tmp 2 when the regulation direction of reference signal Ref_final is decreasing, monotone signal tmp 2 equals filtered signal tmp 1 if filtered signal tmp 1 is less than monotone signal tmp 2 and monotone signal tmp 2 keeps its value if filtered signal tmp 1 is larger than monotone signal tmp 2 .
- direction signal DVID_direction indicates that the regulation direction of reference signal Ref_final is increasing
- monotone signal tmp 2 is provided by restricting filtered signal tmp 1 monotone increasing.
- monotone signal tmp 2 when the regulation direction of reference signal Ref_final is increasing, monotone signal tmp 2 equals filtered signal tmp 1 if filtered signal tmp 1 is larger than monotone signal tmp 2 and monotone signal tmp 2 keeps its value if filtered signal tmp 1 is less than monotone signal tmp 2 .
- Slew rate limiting unit 125 receives monotone signal tmp 2 , and provides dynamic signal Ref_dvid via limiting slew rate of monotone signal tmp 2 less than or equaling maximum rate Rmax.
- FIG. 8 schematically illustrates digital filter 121 according to another embodiment of the present invention.
- digital filter 121 comprises a calculating unit 120 , filtering unit 123 , and slew rate limiting unit 125 .
- Calculating unit 120 receives duty signal Duty_info, and provides target voltage Vtarget_cal accordingly, e.g., as equation (2) shown.
- Filtering unit 123 receives target voltage Vtarget_cal and direction signal DVID_direction, and provides filtered signal tmp.
- filtered signal tmp equals the sum of target voltage Vtarget_cal and a compensation signal VCMP.
- filtered signal tmp equals target voltage Vtarget_cal.
- Slew rate limiting unit 125 receives filtered signal tmp and provides dynamic signal Ref_dvid via limiting slew rate of filtered signal tmp less than or equaling maximum rate Rmax
- FIG. 9 schematically illustrates judging unit 13 according to an embodiment of the present invention.
- Judging unit 13 comprises a dynamic detecting unit 131 , a static detecting unit 132 and a logic unit 136 .
- Dynamic detecting unit 131 judges if voltage identification code PWM-VID varies and provides dynamic start signal DVID_start based on target voltage Vtarget_cal and reference signal Ref_final. Dynamic detecting unit 131 further judges the regulation direction of reference signal Ref_final and provides direction signal DVID_direction based on target voltage Vtarget_cal and reference signal Ref_final. In one embodiment, when the difference between target voltage Vtarget_cal and reference signal Ref_final is larger than preset value E 1 , dynamic start signal DVID_start indicates that voltage identification code PWM-VID varies. In one embodiment, when target voltage Vtarget_cal is larger than reference signal Ref_final, direction signal DVID_direction indicates that the regulation direction of reference signal Ref_final is increasing. In one embodiment, when target voltage Vtarget_cal is less than reference signal Ref_final, direction signal DVID_direction indicates that the regulation direction of reference signal Ref_final is decreasing.
- Static detecting unit 132 judges if reference signal Ref_final is in the range determined by target voltage Vtarget_cal and provides dynamic finish signal DVID_finish based on target voltage Vtarget_cal and reference signal Ref_final.
- direction signal DVID_direction indicates that the regulation direction of reference signal Ref_final is increasing
- reference signal Ref_final is larger than the sum of target voltage Vtarget_cal and rising threshold up_threshold
- dynamic finish signal DVID_finish indicates that reference signal Ref_final is in the range determined by target voltage Vtarget_cal, dynamic regulation of reference signal Ref_final finished.
- static detecting unit 132 comprises a comparison unit 133 , a comparison unit 134 , and a multiplexer 135 .
- Comparison unit 133 compares the sum of target voltage Vtarget_cal and rising threshold up_threshold with reference signal Ref_final
- comparison unit 134 compares the sum of target voltage Vtarget_cal and falling threshold down_threshold with reference signal Ref_final
- multiplexer 135 is configured to select one of a comparison result of comparison unit 133 and a comparison result of comparison unit 134 based on direction signal DVID_direction.
- Logic unit 136 provides selection signal Sel based on dynamic start signal DVID_start and dynamic finish signal DVID_finish.
- dynamic finish signal DVID_finish indicates that reference signal Ref_final is in the range determined by target voltage Vtarget_cal
- reference signal Ref_final transits to static regulation
- multiplexer 14 shown in FIG. 5 selects static signal Ref_settle as reference signal Ref_final.
- dynamic start signal DVID_start indicates that voltage identification code PWM-VID varies
- reference signal Ref_final transits to dynamic regulation
- multiplexer 14 shown in FIG. 5 selects dynamic signal Ref_dvid as reference signal Ref_final.
- FIG. 10 schematically illustrates judging unit 13 according to another embodiment of the present invention.
- dynamic detecting unit 131 judges if voltage identification code PWM-VID varies based on duty signal Duty_info and provides dynamic start signal DVID_start. Dynamic detecting unit 131 further judges the regulation direction of reference signal Ref_final and provides direction signal DVID_direction. In one embodiment, when variation of duty signal Duty_info exceeds a predetermined range, dynamic start signal DVID_start indicates that voltage identification code PWM-VID varies. When duty signal Duty_info increases, direction signal DVID_direction indicates that the regulation direction of reference signal Ref_final is increasing; and when duty signal Duty_info decreases, direction signal DVID_direction indicates that the regulation direction of reference signal Ref_final is decreasing.
Abstract
Description
- This application claims the benefit of CN application No. 201710368496.1, filed on May 22, 2017, and incorporated herein by reference.
- The present invention relates to electrical circuit, more particularly but not exclusively relates to control circuit for voltage regulator and associated method.
- In a computer system, an operating voltage of a processor needs to be adjusted to accommodate different operating mode. The processor comprises Central Processing Unit (CPU) and Graphic Processing Unit (GPU) for example. Generally, a voltage regulator is employed to adjust the operating voltage based on a voltage identification (VID) code received from the processor.
- The voltage regulator provides a reference signal based on the voltage identification code, and the voltage regulator converts an input voltage to an output voltage based on the reference signal. The output voltage is used as the operating voltage of the processor. The voltage identification code may have a pulse width modulation signal compatible with an NVIDIA processor. However, it is demanding to get the reference signal having both fast response and high accuracy based on the voltage identification code.
- It is one of the objects of the present invention to provide a method for controlling a voltage regulator, and associated control circuit to solve the above problems.
- One embodiment of the present invention discloses a method for controlling a voltage regulator, wherein the voltage regulator has a power switch and the voltage regulator is configured to convert an input voltage to an output voltage based on a reference signal, the method comprising: receiving a voltage identification code, the voltage identification code comprising a pulse width modulation signal; providing a duty signal via measuring a duty cycle of the pulse width modulation signal; calculating a target voltage corresponding to the voltage identification code based on the duty signal; providing the reference signal via filtering the duty signal by a first filter if the voltage identification code varies; providing the reference signal via filtering the duty signal by a second filter if the reference signal is in a range determined by the target voltage, and a bandwidth of the first filter is larger than a bandwidth of the second filter; and providing a switching control signal to control the power switch based on the reference signal and a feedback signal representative of the output voltage.
- Another embodiment of the present invention discloses a control circuit for a voltage regulator, wherein the voltage regulator has a power switch and the voltage regulator is configured to provide an output voltage based on a reference signal, the control circuit comprising: a reference generating circuit, configured to receive a voltage identification code and to provide the reference signal based on the voltage identification code, wherein the reference signal is provided by a first filter if the voltage identification code varies, and the reference signal is provided by a second filter if the reference signal is in a range determined by a target voltage corresponding to the voltage identification code, and a bandwidth of the first filter is larger than a bandwidth of the second filter; and a switching control circuit, configured to provide a switching control signal to control the power switch based on the reference signal and a feedback signal representative of the output voltage.
- Yet another embodiment of the present invention discloses a method for controlling a voltage regulator, wherein the voltage regulator has a power switch which is turned ON and OFF to regulate an output voltage based on a reference signal, the method comprising: receiving a voltage identification code, the voltage identification code comprising a pulse width modulation signal; providing a duty signal via measuring a duty cycle of the pulse width modulation signal; providing the reference signal via filtering the duty signal by a first function if the voltage identification code varies; providing the reference signal via filtering the duty signal by a second function if the reference signal is in a range determined by a target voltage corresponding to the voltage identification code; and providing a switching control signal to control the power switch based on the reference signal and a feedback signal representative of the output voltage.
- Non-limiting and non-exhaustive embodiments are described with reference to the following drawings.
-
FIG. 1 shows aflow chart 100 illustrating a method for generating a reference signal according to an embodiment of the present invention. -
FIG. 2 shows waveform of reference signal when duty cycle of voltage identification code increases according to an embodiment of the present invention. -
FIG. 3 shows waveform of reference signal when duty cycle of voltage identification code decreases according to an embodiment of the present invention. -
FIG. 4 illustrates a circuit block diagram of avoltage regulator 1000 according to an embodiment of the present invention. -
FIG. 5 schematically illustrates areference generating circuit 30 according to an embodiment of the present invention. -
FIG. 6 shows a state transition diagram ofreference generating circuit 30 according to an embodiment of the present invention. -
FIG. 7 schematically illustrates adigital filter 121 according to an embodiment of the present invention. -
FIG. 8 schematically illustrates adigital filter 121 according to another embodiment of the present invention. -
FIG. 9 schematically illustrates ajudging unit 13 according to an embodiment of the present invention. -
FIG. 10 schematically illustrates ajudging unit 13 according to an embodiment of the present invention. - The use of the same reference label in different drawings indicates the same or like components.
- In the present application, numerous specific details are provided, such as examples of circuits, components, and methods, to provide a thorough understanding of embodiments of the invention. These embodiments are exemplary, not to confine the scope of the invention. Persons of ordinary skill in the art will recognize, however, that the invention can be practiced without one or more of the specific details. In other instances, well-known details are not shown or described to avoid obscuring aspects of the invention. Some phrases are used in some exemplary embodiments. However, the usage of these phrases is not confined to these embodiments.
- Several embodiments of the present invention are described below with reference to a control circuit for a voltage regulator with a reference signal generating and associated method. The control circuit receives a voltage identification code and provides a reference signal accordingly to regulate an output voltage of the voltage regulator. The present invention provides the reference signal with high accuracy and fast response to variation of the voltage identification code. If the voltage identification code varies, the reference signal is provided by filtering a duty signal with a first function, for example, the reference signal changes with a first time constant. The duty signal is obtained based on the voltage identification code. And if the reference signal is in a range determined by a target voltage corresponding to the voltage identification code, the reference signal is provided by filtering the duty signal with a second function, for example, the reference signal changes with a second time constant. A bandwidth of the first function is larger than a bandwidth of the second function, and the first time constant is smaller than the second time constant. In this invention, “time constant” is associated with a response time period. For example, time constant is a time period that the reference signal changes to (1−1/e) times of a predicted variation range, i.e., about 0.63 times of the predicted variation range.
-
FIG. 1 shows aflow chart 100 illustrating a method for generating a reference signal according to an embodiment of the present invention. The method illustrated byflow chart 100 comprises steps S11-S15. At step S11, receiving a voltage identification code PWM-VID from a processor, voltage identification code PWM-VID comprises a pulse width modulation signal. The pulse width modulation signal with different duty cycle is corresponding to different operating voltage Vtarget the processor needed. At step S12, providing a duty signal Duty_info via measuring a duty cycle Duty of voltage identification code PWM-VID, i.e., measuring duty cycle Duty of the pulse width modulation signal. For example, duty cycle Duty of the pulse width modulation signal is measured by detecting a time period during which the pulse width modulation signal maintains at a high voltage level. At step S13, calculating a target voltage Vtarget_cal corresponding to voltage identification code PWM-VID based on duty signal Duty_info. At step S14, providing a reference signal Ref_final via filtering duty signal Duty_info with a first function f1(Duty_info) if voltage identification code PWM-VID varies, and it is judged that reference signal Ref_final demands dynamic regulation. In one embodiment, providing reference signal Ref_final via filtering duty signal Duty_info with first function f1(Duty_info) comprises that reference signal Ref_final linearly changes into a range determined by target voltage Vtarget_cal with a preset maximum rate Rmax. At step S15, providing reference signal Ref_final via filtering duty signal Duty_info with a second function f2(Duty_info) if reference signal Ref_final is in the range determined by target voltage Vtarget_cal. A bandwidth of the first function f1(Duty_info) is larger than a bandwidth of the second function f2(Duty_info). - In one embodiment, it is judged that voltage identification code PWM-VID varies when a difference between target voltage Vtarget_cal and reference signal Ref_final is larger than a preset value E1. In another embodiment, it is judged that voltage identification code PWM-VID varies when variation of duty cycle Duty of the pulse width modulation signal exceeds a preset range. In one embodiment, reference signal Ref_final is recognized as in the range determined by target voltage Vtarget_cal when reference signal Ref_final increases to larger than the sum of target voltage Vtarget_cal and a rising threshold up_threshold. Rising threshold up_threshold is programmable, and is larger than or equal to zero. In one embodiment, reference signal Ref_final is recognized as in the range determined by target voltage Vtarget_cal when reference signal Ref_final decreases to less than the sum of target voltage Vtarget_cal and a falling threshold down_threshold. Falling threshold down_threshold is programmable, and is larger than or equal to zero.
- In one embodiment, a relationship between operating voltage Vtarget of the processor and duty cycle Duty of the pulse width modulation signal is expressed by following equation (1):
-
Vtarget=(Vmax−Vmin)*Duty+Vmin (1) - Where, Vmax is a value of operating voltage Vtarget when corresponding duty cycle Duty of the pulse width modulation signal is 100%, and Vmin is a value of operating voltage Vtarget when corresponding duty cycle Duty of the pulse width modulation signal is zero.
- In one embodiment, target voltage Vtarget_cal increases when duty signal Duty_info increases, and target voltage Vtarget_cal decreases when duty signal Duty_info decreases. For example, target voltage Vtarget_cal can be obtained by following equation (2):
-
Vtarget_cal=(Vmax−Vmin)*Duty_info+Vmin (2) -
FIG. 2 shows waveform of reference signal Ref_final when duty cycle Duty of the pulse width modulation signal increases according to an embodiment of the present invention. In the embodiment shown inFIG. 2 , at time T1, voltage identification code PWM-VID varies, duty cycle Duty of the pulse width modulation signal increases and it is judged that reference signal Ref_final demands dynamic regulation, e.g., dynamic increase. After a first delay time period, duty signal Duty_info increases, and target voltage Vtarget_cal increases correspondingly. Reference signal Ref final is provided via filtering duty signal Duty_info by the first function f1(Duty_info), e.g., reference signal Ref_final increases with the first time constant. Until time T2, reference signal Ref_final increases to larger than the sum of target voltage Vtarget_cal and rising threshold up_threshold, and reference signal Ref_final is recognized as in the range determined by target voltage Vtarget_cal. As a result, reference signal Ref_final is provided via filtering duty signal Duty_info by the second function f2(Duty_info), e.g., reference signal Ref_final changes with the second time constant to approach operating voltage Vtarget. In one embodiment, an initial value of function f2(Duty_info) equals reference signal Ref_final when transits to the second function f2(Duty_info) from the first function f1(Duty_info). -
FIG. 3 shows waveform of reference signal Ref_final when duty cycle Duty of the pulse width modulation signal decreases according to an embodiment of the present invention. In the embodiment shown inFIG. 3 , at time T3, voltage identification code PWM-VID varies, duty cycle Duty of the pulse width modulation signal decreases and it is judged that reference signal Ref_final demands dynamic regulation, e.g., dynamic decrease. After a second delay time period, duty signal Duty_info decreases, and target voltage Vtarget_cal decreases correspondingly. Reference signal Ref_final is provided via filtering duty signal Duty_info by the first function f1(Duty_info), e.g., reference signal Ref_final decreases with the first time constant. At time T4, reference signal Ref_final decreases to less than the sum of target voltage Vtarget_cal and falling threshold down_threshold, and reference signal Ref_final is recognized as in the range determined by target voltage Vtarget_cal. As a result, reference signal Ref_final is provided via filtering duty signal Duty_info by the second function f2(Duty_info), e.g., reference signal Ref_final changes with the second time constant to approach operating voltage Vtarget. - Embodiments shown in this invention could satisfy demanding of transient response for reference signal Ref_final when voltage identification code PWM-VID varies. Meanwhile accuracy of reference signal Ref_final is also assured. People with ordinary skill in the art should know that there are differences between duty signal Duty_info and duty cycle Duty, and between target voltage Vtarget_cal and operating voltage Vtarget. Accuracy of duty signal Duty_info and target voltage Vtarget_cal are influenced by a frequency of a system clock and a calculating precision. However, reference signal Ref_final will finally approach operating voltage Vtarget per the second function f2(Duty_info), and accuracy of reference signal Ref_final will not be influenced by duty signal Duty_info and target voltage Vtarget_cal.
-
FIG. 4 illustrates a circuit block diagram of avoltage regulator 1000 according to an embodiment of the present invention.Voltage regulator 1000 comprises a switchingcircuit 10, a control circuit comprising areference generating circuit 30 and aswitching control circuit 40.Switching circuit 10 comprising at least one power switch is configured to convert an input voltage Vin to an output voltage Vo based on reference signal Ref_final. Output voltage Vo is coupled to aprocessor 20 to provide operating voltage Vtarget.Reference generating circuit 30 is coupled toprocessor 20 to receive voltage identification code PWM-VID, and is configured to provide reference signal Ref_final based on voltage identification code PWM-VID. In one embodiment, reference signal Ref_final changes with the first time constant when voltage identification code PWM-VID varies. And reference signal Ref_final changes with the second time constant when reference signal Ref_final is in the range determined by target voltage Vtarget_cal. In one embodiment, when voltage identification code PWM-VID varies, reference signal Ref_final linearly changes to the range determined by target voltage Vtarget_cal with maximum rate Rmax; and after reference signal Ref_final in the range determined by target voltage Vtarget_cal, reference signal Ref_final is provided via filtering duty signal Duty_info, and slew rate of reference signal Ref_final is less than maximum rate Rmax.Switching control circuit 40 is configured to provide a switching control signal Ctrl to control the at least one power switch in switchingcircuit 10 based on reference signal Ref_final and a feedback signal Vfb representative of output voltage Vo. -
FIG. 5 schematically illustratesreference generating circuit 30 according to an embodiment of the present invention.Reference generating circuit 30 receives voltage identification code PWM-VID, and provides reference signal Ref_final based on voltage identification code PWM-VID. Reference signal Ref_final may be either a digital signal or an analog signal.Reference generating circuit 30 comprises a dutycycle calculating unit 11, afiltering unit 12, a judgingunit 13, and amultiplexer 14. - Duty
cycle calculating unit 11 receives voltage identification code PWM-VID, and provides duty signal Duty_info via detecting a time period during which voltage identification code PWM-VID maintains at the high voltage level. In one embodiment, a timing signal PeriodH is obtained based on the time period during which voltage identification code PWM-VID maintains at the high voltage level, a time signal PeriodL is obtained based on a time period during which voltage identification code PWM-VID maintains at a low voltage level, and duty signal Duty_info is provided based on timing signal PeriodH dividing the sum of time signals PeriodH and PeriodL, that is Duty_info=PeriodH/(PeriodH+PeriodL). Time signals PeriodH and PeriodL may be a 4-bit hexadecimal number. Duty signal Duty_info may be an 8-bit hexadecimal number. - In one embodiment, filtering
unit 12 comprises adigital filter 121 and adigital filter 122.Digital filter 121 receives duty signal Duty_info, and provides dynamic signal Ref_dvid via filtering duty signal Duty_info by the first function f1(Duty_info).Digital filter 122 receives duty signal Duty_info, and provides static signal Ref_settle via filtering duty signal Duty_info by the second function f2(Duty_info). A bandwidth ofdigital filter 121 is larger than a bandwidth ofdigital filter 122.Digital filter 121 anddigital filter 122 directly implement a mathematical algorithm, corresponding to desired function f1(Duty_info) or function f2(Duty_info), in its programming. - In one embodiment, function f1(Duty_info) may be implemented as equations (3) and (4) shown in a digital system.
-
Ref_filt(n)=(Vmax−Vmin)*Duty_info(n)+Vmin (3) -
Ref_dvid(n)=(1−k1)*Ref_dvid(n−1)+k1*Ref_filt(n) (4) - Where, k1 is a filtering coefficient, n represents a current calculating period of the digital system and n−1 represents a previous calculating period of the digital system.
- In one embodiment, function f1(Duty_info) may be implemented as: dynamic signal Ref_dvid increases or decreases with maximum rate Rmax until reference signal Ref_final is in the range determined by target voltage Vtarget_cal.
- In one embodiment, function f2(Duty_info) may be implemented as equations (3) and (5) shown or as equations (3) and (6) shown in the digital system.
-
Ref_dvid(n)=(1−k2)*Ref_dvid(n−1)+k2*Ref_filt(n) (5) -
Ref_settle(n)=(1−k3)*Ref_settle(n−1)+k4*Ref_filt(n−1)+k5*Ref_filt(n) (6) - Where k2−k5 are filtering coefficients.
- Function f2(Duty_info) helps to reduce influence on reference signal Ref_final from the system clock and other external factors.
- In the embodiment shown in
FIG. 5 , judgingunit 13 receives duty signal Duty_info and reference signal Ref_final, and provides selection signal Sel based on duty signal Duty_info and reference signal Ref_final.Multiplexer 14 receives dynamic signal Ref_divd, static signal Ref_settle, and selection signal Sel, and provides reference signal Ref_final selectively based on one of dynamic signal Ref_dvid and static signal Ref_settle under control of selection signal Sel. In one embodiment, when voltage identification code PWM-VID varies, it is judged that reference signal Ref_final demands dynamic regulation, selection signal Sel is configured to controlmultiplexer 14 to provide reference signal Ref_final based on dynamic signal Ref_dvid, i.e., reference signal Ref_final is provided via filtering duty signal Duty_info bydigital filter 121. In one embodiment, when it is judged that reference signal Ref is in the range determined by target voltage Vtarget_cal, reference signal Ref_final transits to static regulation from dynamic regulation, selection signal Sel is configured to controlmultiplexer 14 to provide reference signal Ref_final based on static signal Ref_settle, i.e., reference signal Ref_final is provided via filtering duty signal Duty_info bydigital filter 122. - In one embodiment, judging
unit 13 is further configured to judge a regulation direction of refefence signal Ref_final, and provide direction signal DVID_direction to filteringunit 12 accordingly. In one embodiment, when direction signal DVID_direction indicates that the regulation direction of reference signal Ref_final is increasing, dynamic signal Ref_dvid is obtained based on filtering the sum of duty signal Duty_info and a compensation signal CMP bydigital filter 121, that is Ref_dvid=f1(Duty_info+CMP). And function f1(Duty_info+CMP) may be implemented as equations (4) and (7) shown in the digital system. -
Ref_filt(n)=(Vmax−Vmin)*[Duty_info(n)+CMP]+Vmin (7) -
FIG. 6 shows a state transition diagram ofreference generating circuit 30 according to an embodiment of the present invention. In the embodiment shown inFIG. 6 ,reference generating circuit 30 has three states: a static regulation state S_settle, a dynamic increasing state S_up, and a dynamic decreasing state S_down. In one embodiment,reference generating circuit 30 is in static regulation state S_settle initially. When target voltage Vtarget_cal minus reference signal Ref_final is larger than preset value E1, or when duty cycle Duty of the pulse width modulation signal increases beyond a predetermined range, it is judged that reference signal Ref_final demands dynamic increasing regulation, andreference generating circuit 30 enters dynamic increasing state S_up from static regulation state S_settle. When reference signal Ref_final minus target voltage Vtarget_cal is larger than preset value E1, or when duty cycle Duty of the pulse width modulation signal decreases beyond the predetermined range, it is judged that reference signal Ref_final demands dynamic decreasing regulation, andreference generating circuit 30 enters dynamic decreasing state S_down from static regulation state S_settle. In dynamic increasing state S_up, when reference signal Ref_final is in the range determined by target voltage Vtarget_cal, for example, when reference signal Ref_final is larger than the sum of target voltage Vtarget_cal and rising threshold up_threshold,reference generating circuit 30 transits to static regulation state S_settle from dynamic increasing state S_up. In dynamic decreasing state S_down, when reference signal Ref_final is in the range determined by target voltage Vtarget_cal, for example, when reference signal Ref_final is less than the sum of target voltage Vtarget_cal and falling threshold down_threshold,reference generating circuit 30 transits to static regulation state S_settle from dynamic decreasing state S_down. - In one embodiment, dynamic increasing state S_up comprises: providing reference signal Ref_final via filtering duty sinal Duty_info or the sum of duty signal Duty_info and compensation signal CMP by function f1, restricting reference signal Ref_final monotone increasing with the first time constant, and limiting increasing slew rate of reference signal Ref_final to no more than maximum rate Rmax. In one embodiment, dynamic decreasing state S_down comprises: providing reference signal Ref_final via filtering duty signal Duty_info by function f1, restricting reference signal Ref_final monotone decreasing, and limiting decreasing slew rate of reference signal Ref_final to no more than maximum rate Rmax. In one embodiment, static regulation state S_settle comprises: providing reference signal Ref_final via filtering duty signal Duty_info by function f2, releasing monotone restriction on reference signal Ref_final, and reference signal Ref_final approaches operating voltage Vtarget with the second time constant.
- Monotone increasing means that reference signal Ref_final increases or stays without decreasing, and monotone decreasing means that reference signal Ref_final decreases or stays without increasing.
-
FIG. 7 schematically illustratesdigital filter 121 according to an embodiment of the present invention. In the embodiment shown inFIG. 7 ,digital filter 121 comprises afiltering unit 123, amonotone restricting unit 124, and a slewrate limiting unit 125.Filtering unit 123 receives duty signal Duty_info and direction signal DVID_direction, and provides filtered signal tmp1. In one embodiment, when direction signal DVID_direction indicates that the regulation direction of reference signal Ref_final is increasing, filtered signal tmp1 is provided via filtering the sum of duty signal Duty_info and compensation signal CMP by function f1. In one embodiment, when direction signal DVID_direction indicates that the regulation direction of reference signal Ref_final is decreasing, filtered signal tmp1 is provided via filtering duty signal Duty_info by function f1.Monotone restricting unit 124 receives direction signal DVID_direction and filtered signal tmp1, and provides monotone signal tmp2 via restricting filtered signal tmp1 based on direction signal DVID_direction. In one embodiment, when direction signal DVID_direction indicates that the regulation direction of reference signal Ref_final is decreasing, monotone signal tmp2 is provided by restricting filtered signal tmp1 monotone decreasing. In one embodiment, when the regulation direction of reference signal Ref_final is decreasing, monotone signal tmp2 equals filtered signal tmp1 if filtered signal tmp1 is less than monotone signal tmp2 and monotone signal tmp2 keeps its value if filtered signal tmp1 is larger than monotone signal tmp2. In one embodiment, when direction signal DVID_direction indicates that the regulation direction of reference signal Ref_final is increasing, monotone signal tmp2 is provided by restricting filtered signal tmp1 monotone increasing. In one embodiment, when the regulation direction of reference signal Ref_final is increasing, monotone signal tmp2 equals filtered signal tmp1 if filtered signal tmp1 is larger than monotone signal tmp2 and monotone signal tmp2 keeps its value if filtered signal tmp1 is less than monotone signal tmp2. Slewrate limiting unit 125 receives monotone signal tmp2, and provides dynamic signal Ref_dvid via limiting slew rate of monotone signal tmp2 less than or equaling maximum rate Rmax. -
FIG. 8 schematically illustratesdigital filter 121 according to another embodiment of the present invention. In the embodiment shown inFIG. 8 ,digital filter 121 comprises a calculatingunit 120, filteringunit 123, and slewrate limiting unit 125.Calculating unit 120 receives duty signal Duty_info, and provides target voltage Vtarget_cal accordingly, e.g., as equation (2) shown.Filtering unit 123 receives target voltage Vtarget_cal and direction signal DVID_direction, and provides filtered signal tmp. In one embodiment, when direction signal DVID_direction indicates that the regulation direction of reference signal Ref_final is increasing, filtered signal tmp equals the sum of target voltage Vtarget_cal and a compensation signal VCMP. In one embodiment, when direction signal DVID_direction indicates that the regulation direction of reference signal Ref_final is decreasing, filtered signal tmp equals target voltage Vtarget_cal. - Slew
rate limiting unit 125 receives filtered signal tmp and provides dynamic signal Ref_dvid via limiting slew rate of filtered signal tmp less than or equaling maximum rate Rmax - In the embodiment shown in
FIG. 8 , when target voltage Vtarget_cal is larger than reference signal Ref_final, dynamic signal Ref dvid increases with maximum rate Rmax; and when target voltage Vtarget_cal is less than reference signal Ref_final, dynamic signal Ref_divd decreases with maximum rate Rmax. -
FIG. 9 schematically illustrates judgingunit 13 according to an embodiment of the present invention. Judgingunit 13 comprises a dynamic detectingunit 131, a static detectingunit 132 and alogic unit 136. - Dynamic detecting
unit 131 judges if voltage identification code PWM-VID varies and provides dynamic start signal DVID_start based on target voltage Vtarget_cal and reference signal Ref_final. Dynamic detectingunit 131 further judges the regulation direction of reference signal Ref_final and provides direction signal DVID_direction based on target voltage Vtarget_cal and reference signal Ref_final. In one embodiment, when the difference between target voltage Vtarget_cal and reference signal Ref_final is larger than preset value E1, dynamic start signal DVID_start indicates that voltage identification code PWM-VID varies. In one embodiment, when target voltage Vtarget_cal is larger than reference signal Ref_final, direction signal DVID_direction indicates that the regulation direction of reference signal Ref_final is increasing. In one embodiment, when target voltage Vtarget_cal is less than reference signal Ref_final, direction signal DVID_direction indicates that the regulation direction of reference signal Ref_final is decreasing. - Static detecting
unit 132 judges if reference signal Ref_final is in the range determined by target voltage Vtarget_cal and provides dynamic finish signal DVID_finish based on target voltage Vtarget_cal and reference signal Ref_final. In one embodiment, when direction signal DVID_direction indicates that the regulation direction of reference signal Ref_final is increasing, and when reference signal Ref_final is larger than the sum of target voltage Vtarget_cal and rising threshold up_threshold, dynamic finish signal DVID_finish indicates that reference signal Ref_final is in the range determined by target voltage Vtarget_cal, dynamic regulation of reference signal Ref_final finished. In one embodiment, when direction signal DVID_direction indicates that the regulation direction of reference signal Ref_final is decreasing, and when reference signal Ref_final is less than the sum of target voltage Vtarget_cal and falling threshold down_threshold, dynamic finish signal DVID_finish indicates that reference signal Ref_final is in the range determined by target voltage Vtarget_cal, dynamic regulation of reference signal Ref_final finished. In the embodiment shown inFIG. 9 , static detectingunit 132 comprises acomparison unit 133, acomparison unit 134, and amultiplexer 135.Comparison unit 133 compares the sum of target voltage Vtarget_cal and rising threshold up_threshold with reference signal Ref_final,comparison unit 134 compares the sum of target voltage Vtarget_cal and falling threshold down_threshold with reference signal Ref_final, andmultiplexer 135 is configured to select one of a comparison result ofcomparison unit 133 and a comparison result ofcomparison unit 134 based on direction signal DVID_direction. -
Logic unit 136 provides selection signal Sel based on dynamic start signal DVID_start and dynamic finish signal DVID_finish. In one embodiment, when dynamic finish signal DVID_finish indicates that reference signal Ref_final is in the range determined by target voltage Vtarget_cal, reference signal Ref_final transits to static regulation, andmultiplexer 14 shown inFIG. 5 selects static signal Ref_settle as reference signal Ref_final. In one embodiment, when dynamic start signal DVID_start indicates that voltage identification code PWM-VID varies, reference signal Ref_final transits to dynamic regulation, andmultiplexer 14 shown inFIG. 5 selects dynamic signal Ref_dvid as reference signal Ref_final. -
FIG. 10 schematically illustrates judgingunit 13 according to another embodiment of the present invention. - In the embodiment shown in
FIG. 10 , dynamic detectingunit 131 judges if voltage identification code PWM-VID varies based on duty signal Duty_info and provides dynamic start signal DVID_start. Dynamic detectingunit 131 further judges the regulation direction of reference signal Ref_final and provides direction signal DVID_direction. In one embodiment, when variation of duty signal Duty_info exceeds a predetermined range, dynamic start signal DVID_start indicates that voltage identification code PWM-VID varies. When duty signal Duty_info increases, direction signal DVID_direction indicates that the regulation direction of reference signal Ref_final is increasing; and when duty signal Duty_info decreases, direction signal DVID_direction indicates that the regulation direction of reference signal Ref_final is decreasing. - While various embodiments have been described above, it should be understood that they have been presented by way of example only, and not limitation. Thus, the breadth and scope of a preferred embodiment should not be limited by any of the above-described exemplary embodiments, but should be defined only in accordance with the following claims and their equivalents.
Claims (20)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710368496 | 2017-05-22 | ||
CN201710368496.1A CN107134913B (en) | 2017-05-22 | 2017-05-22 | Method for generating reference voltage signal, control circuit of voltage regulator and control method thereof |
CN201710368496.1 | 2017-05-22 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20180337585A1 true US20180337585A1 (en) | 2018-11-22 |
US10404153B2 US10404153B2 (en) | 2019-09-03 |
Family
ID=59732174
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/984,312 Active US10404153B2 (en) | 2017-05-22 | 2018-05-18 | Control circuit for voltage regulator with reference signal generating and associated method |
Country Status (2)
Country | Link |
---|---|
US (1) | US10404153B2 (en) |
CN (1) | CN107134913B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10523107B2 (en) * | 2017-05-22 | 2019-12-31 | Chengdu Monolithic Power Systems Co., Ltd. | Control circuit for voltage regulator with slew rate controlled reference signal generating and associated method |
US20220209648A1 (en) * | 2020-12-30 | 2022-06-30 | Texas Instruments Incorporated | Architecture to mitigate overshoot/undershoot in a voltage regulator |
US20240036624A1 (en) * | 2022-07-27 | 2024-02-01 | Texas Instruments Incorporated | Voltage identification signal decoder |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114625194A (en) * | 2020-12-10 | 2022-06-14 | 圣邦微电子(北京)股份有限公司 | Reference voltage generating circuit and generating method thereof |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050057212A1 (en) * | 2003-09-12 | 2005-03-17 | Harbaugh Mark Melvin | Filter with increased first harmonic response and reduced phase shift in a wide frequency band for encoderless drive applications |
US20060055388A1 (en) * | 2004-09-10 | 2006-03-16 | Tang Benjamim | Multi-threshold multi-gain active transient response circuit and method for digital multiphase pulse width modulated regulators |
US20070182391A1 (en) * | 2005-03-18 | 2007-08-09 | Power-One, Inc. | Digital double-loop output voltage regulation |
US20130086396A1 (en) * | 2011-09-30 | 2013-04-04 | Monolithic Power Systems, Inc. | Power supply for processor and control method thereof |
US20140049232A1 (en) * | 2012-08-20 | 2014-02-20 | Semiconductor Components Industries, Llc | Ripple suppressor circuit and method therefor |
US20140125306A1 (en) * | 2012-11-07 | 2014-05-08 | Infineon Technologies North America Corp. | Switching Regulator Control with Nonlinear Feed-Forward Correction |
US20170019026A1 (en) * | 2011-04-18 | 2017-01-19 | Richtek Technology Corporation | Enhanced phase control circuit and method for a multiphase power converter |
US20170288648A1 (en) * | 2015-10-23 | 2017-10-05 | Altera Corporation | Pulse-Width Modulation Voltage Identification Interface |
US20180248482A1 (en) * | 2017-02-28 | 2018-08-30 | Infineon Technologies Austria Ag | Method and Apparatus for Dynamic Voltage Transition Control in Semi-Resonant and Resonant Converters |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3506913B2 (en) * | 1997-09-22 | 2004-03-15 | セイコーインスツルメンツ株式会社 | Switching regulator |
TWI456882B (en) * | 2010-06-25 | 2014-10-11 | Richtek Technology Corp | Voltage regulator and control circuit and method therefor |
TWM492577U (en) * | 2014-08-19 | 2014-12-21 | Upi Semiconductor Corp | DC-DC converter and voltage adjusting circuit thereof |
US9614444B2 (en) * | 2014-09-11 | 2017-04-04 | Infineon Technologies Austria Ag | Dynamic voltage transition control in switched mode power converters |
US9857854B2 (en) * | 2016-02-29 | 2018-01-02 | Dell Products Lp | Voltage regulator and method of controlling a voltage regulator comprising a variable inductor |
CN107040135B (en) * | 2017-05-22 | 2020-01-21 | 成都芯源系统有限公司 | Method for generating reference voltage signal, control circuit of voltage regulator and control method thereof |
-
2017
- 2017-05-22 CN CN201710368496.1A patent/CN107134913B/en active Active
-
2018
- 2018-05-18 US US15/984,312 patent/US10404153B2/en active Active
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050057212A1 (en) * | 2003-09-12 | 2005-03-17 | Harbaugh Mark Melvin | Filter with increased first harmonic response and reduced phase shift in a wide frequency band for encoderless drive applications |
US20060055388A1 (en) * | 2004-09-10 | 2006-03-16 | Tang Benjamim | Multi-threshold multi-gain active transient response circuit and method for digital multiphase pulse width modulated regulators |
US20070182391A1 (en) * | 2005-03-18 | 2007-08-09 | Power-One, Inc. | Digital double-loop output voltage regulation |
US20170019026A1 (en) * | 2011-04-18 | 2017-01-19 | Richtek Technology Corporation | Enhanced phase control circuit and method for a multiphase power converter |
US20130086396A1 (en) * | 2011-09-30 | 2013-04-04 | Monolithic Power Systems, Inc. | Power supply for processor and control method thereof |
US20140049232A1 (en) * | 2012-08-20 | 2014-02-20 | Semiconductor Components Industries, Llc | Ripple suppressor circuit and method therefor |
US20140125306A1 (en) * | 2012-11-07 | 2014-05-08 | Infineon Technologies North America Corp. | Switching Regulator Control with Nonlinear Feed-Forward Correction |
US20170288648A1 (en) * | 2015-10-23 | 2017-10-05 | Altera Corporation | Pulse-Width Modulation Voltage Identification Interface |
US20180248482A1 (en) * | 2017-02-28 | 2018-08-30 | Infineon Technologies Austria Ag | Method and Apparatus for Dynamic Voltage Transition Control in Semi-Resonant and Resonant Converters |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10523107B2 (en) * | 2017-05-22 | 2019-12-31 | Chengdu Monolithic Power Systems Co., Ltd. | Control circuit for voltage regulator with slew rate controlled reference signal generating and associated method |
US20220209648A1 (en) * | 2020-12-30 | 2022-06-30 | Texas Instruments Incorporated | Architecture to mitigate overshoot/undershoot in a voltage regulator |
US11955879B2 (en) * | 2020-12-30 | 2024-04-09 | Texas Instruments Incorporated | Architecture to mitigate overshoot/undershoot in a voltage regulator |
US20240036624A1 (en) * | 2022-07-27 | 2024-02-01 | Texas Instruments Incorporated | Voltage identification signal decoder |
Also Published As
Publication number | Publication date |
---|---|
US10404153B2 (en) | 2019-09-03 |
CN107134913A (en) | 2017-09-05 |
CN107134913B (en) | 2020-01-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10404153B2 (en) | Control circuit for voltage regulator with reference signal generating and associated method | |
US8305063B2 (en) | Power supply controller with an input voltage compensation circuit | |
US20170207704A1 (en) | Hysteretic current mode buck-boost control architecture | |
US8427128B2 (en) | Control circuit and method for reducing output ripple in constant on-time switching regulator | |
US8330442B2 (en) | DC to DC converter and method for reducing overshoot | |
US7688047B2 (en) | Power circuit and method of rising output voltage of power circuit | |
KR102185283B1 (en) | Switching regulator | |
US10523107B2 (en) | Control circuit for voltage regulator with slew rate controlled reference signal generating and associated method | |
US20200304109A1 (en) | Pulse width modulation technique with time-ratio duty cycle computation | |
CN111953202A (en) | Switching capacitor type power conversion device and operation method thereof | |
US7696912B2 (en) | Interrupt based multiplexed current limit circuit | |
US20220239228A1 (en) | Control circuit and control method of dc/dc converter, power management circuit | |
US10727743B2 (en) | Systems and methods for enhancing dynamic response of power conversion systems | |
US20140167723A1 (en) | Switching Regulator | |
CN111262467A (en) | Power inverter for reducing total harmonic distortion through duty ratio control | |
US11635780B2 (en) | Maximum power point tracking apparatus for energy harvesting system and maximum power point tracking control method | |
CN211151514U (en) | Over-temperature protection circuit and power supply circuit | |
US10620677B2 (en) | Autonomous power system and associated control method | |
KR102065576B1 (en) | Switching dc-dc converter, circuit and method to convert voltage thereof | |
US8736187B2 (en) | Systems and methods for controlling brightness of cold-cathode fluorescent lamps with wide dimming range and adjustable minimum brightness | |
US20230261496A1 (en) | Battery charging with charge current throttling to assist minimum system voltage regulation | |
EP2537240B1 (en) | An adaptive controller for control of a dc-dc power supply | |
US20200366187A1 (en) | Dc-dc converter with steady state current limitation | |
US9954439B1 (en) | Control circuit of switching power-supply device and switching power-supply device | |
KR20230134444A (en) | Methods and systems for implementing a frequency hopping scheme in a switching regulator |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: CHENGDU MONOLITHIC POWER SYSTEMS CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:XU, BINCI;JIANG, LIJIE;LIU, CHAO;AND OTHERS;REEL/FRAME:045904/0827 Effective date: 20180516 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |