US20180269320A1 - Forming a combination of long channel devices and vertical transport fin field effect transistors on the same substrate - Google Patents
Forming a combination of long channel devices and vertical transport fin field effect transistors on the same substrate Download PDFInfo
- Publication number
- US20180269320A1 US20180269320A1 US15/462,175 US201715462175A US2018269320A1 US 20180269320 A1 US20180269320 A1 US 20180269320A1 US 201715462175 A US201715462175 A US 201715462175A US 2018269320 A1 US2018269320 A1 US 2018269320A1
- Authority
- US
- United States
- Prior art keywords
- long
- channel
- drain
- source
- fin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 106
- 230000005669 field effect Effects 0.000 title claims abstract description 34
- 238000000034 method Methods 0.000 claims abstract description 52
- 230000008569 process Effects 0.000 claims description 23
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 17
- 229910052732 germanium Inorganic materials 0.000 claims description 14
- 239000003989 dielectric material Substances 0.000 claims description 9
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims description 7
- 238000002955 isolation Methods 0.000 claims description 7
- 238000000059 patterning Methods 0.000 claims description 6
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 5
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 3
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 claims description 3
- 229910052796 boron Inorganic materials 0.000 claims description 3
- 229910052733 gallium Inorganic materials 0.000 claims description 3
- 229910052738 indium Inorganic materials 0.000 claims description 3
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 3
- 238000012546 transfer Methods 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 321
- 229910052710 silicon Inorganic materials 0.000 description 48
- 239000010703 silicon Substances 0.000 description 48
- 125000006850 spacer group Chemical group 0.000 description 43
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 42
- 239000000463 material Substances 0.000 description 39
- -1 for example Substances 0.000 description 24
- 238000005229 chemical vapour deposition Methods 0.000 description 21
- 230000006870 function Effects 0.000 description 19
- 229910052581 Si3N4 Inorganic materials 0.000 description 18
- 230000000873 masking effect Effects 0.000 description 18
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 16
- 230000015572 biosynthetic process Effects 0.000 description 15
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 15
- 229920003209 poly(hydridosilsesquioxane) Polymers 0.000 description 12
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 11
- 238000001900 extreme ultraviolet lithography Methods 0.000 description 11
- 229910052580 B4C Inorganic materials 0.000 description 10
- INAHAJYZKVIDIZ-UHFFFAOYSA-N boron carbide Chemical compound B12B3B4C32B41 INAHAJYZKVIDIZ-UHFFFAOYSA-N 0.000 description 10
- 230000002829 reductive effect Effects 0.000 description 10
- 238000000151 deposition Methods 0.000 description 9
- 230000008021 deposition Effects 0.000 description 9
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical compound [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 9
- 238000000231 atomic layer deposition Methods 0.000 description 8
- 238000005530 etching Methods 0.000 description 8
- 239000004065 semiconductor Substances 0.000 description 8
- 150000001875 compounds Chemical class 0.000 description 7
- 238000001459 lithography Methods 0.000 description 7
- 238000005240 physical vapour deposition Methods 0.000 description 7
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 7
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 6
- 238000004943 liquid phase epitaxy Methods 0.000 description 6
- 229920003229 poly(methyl methacrylate) Polymers 0.000 description 6
- 239000004926 polymethyl methacrylate Substances 0.000 description 6
- 238000012545 processing Methods 0.000 description 6
- 230000001681 protective effect Effects 0.000 description 6
- 238000001289 rapid thermal chemical vapour deposition Methods 0.000 description 6
- 238000000038 ultrahigh vacuum chemical vapour deposition Methods 0.000 description 6
- 238000000927 vapour-phase epitaxy Methods 0.000 description 6
- PZNSFCLAULLKQX-UHFFFAOYSA-N Boron nitride Chemical compound N#B PZNSFCLAULLKQX-UHFFFAOYSA-N 0.000 description 5
- 239000013078 crystal Substances 0.000 description 5
- 238000013461 design Methods 0.000 description 5
- 239000002019 doping agent Substances 0.000 description 5
- 239000012212 insulator Substances 0.000 description 5
- 239000011229 interlayer Substances 0.000 description 5
- 238000010884 ion-beam technique Methods 0.000 description 5
- 239000000126 substance Substances 0.000 description 5
- 239000007789 gas Substances 0.000 description 4
- 238000005468 ion implantation Methods 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 238000001451 molecular beam epitaxy Methods 0.000 description 4
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 4
- 229910052814 silicon oxide Inorganic materials 0.000 description 4
- MTPVUVINMAGMJL-UHFFFAOYSA-N trimethyl(1,1,2,2,2-pentafluoroethyl)silane Chemical compound C[Si](C)(C)C(F)(F)C(F)(F)F MTPVUVINMAGMJL-UHFFFAOYSA-N 0.000 description 4
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-M Fluoride anion Chemical compound [F-] KRHYYFGTRYWZRS-UHFFFAOYSA-M 0.000 description 3
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 3
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 3
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 3
- UQZIWOQVLUASCR-UHFFFAOYSA-N alumane;titanium Chemical compound [AlH3].[Ti] UQZIWOQVLUASCR-UHFFFAOYSA-N 0.000 description 3
- 229910021417 amorphous silicon Inorganic materials 0.000 description 3
- 238000010894 electron beam technology Methods 0.000 description 3
- 238000000407 epitaxy Methods 0.000 description 3
- 230000009969 flowable effect Effects 0.000 description 3
- 239000011521 glass Substances 0.000 description 3
- 238000010438 heat treatment Methods 0.000 description 3
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 3
- 239000011133 lead Substances 0.000 description 3
- NFFIWVVINABMKP-UHFFFAOYSA-N methylidynetantalum Chemical compound [Ta]#C NFFIWVVINABMKP-UHFFFAOYSA-N 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- 229910021426 porous silicon Inorganic materials 0.000 description 3
- 238000003860 storage Methods 0.000 description 3
- 229910003468 tantalcarbide Inorganic materials 0.000 description 3
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- 229910020781 SixOy Inorganic materials 0.000 description 2
- 229910002370 SrTiO3 Inorganic materials 0.000 description 2
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 2
- CEPICIBPGDWCRU-UHFFFAOYSA-N [Si].[Hf] Chemical compound [Si].[Hf] CEPICIBPGDWCRU-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 2
- 229910052787 antimony Inorganic materials 0.000 description 2
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 239000007795 chemical reaction product Substances 0.000 description 2
- 229910017052 cobalt Inorganic materials 0.000 description 2
- 239000010941 cobalt Substances 0.000 description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 2
- 229910052681 coesite Inorganic materials 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 2
- 229910052593 corundum Inorganic materials 0.000 description 2
- 229910052906 cristobalite Inorganic materials 0.000 description 2
- 238000005328 electron beam physical vapour deposition Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000011066 ex-situ storage Methods 0.000 description 2
- WHJFNYXPKGDKBB-UHFFFAOYSA-N hafnium;methane Chemical compound C.[Hf] WHJFNYXPKGDKBB-UHFFFAOYSA-N 0.000 description 2
- 238000007654 immersion Methods 0.000 description 2
- 238000011065 in-situ storage Methods 0.000 description 2
- 238000001802 infusion Methods 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 230000000670 limiting effect Effects 0.000 description 2
- 239000007791 liquid phase Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 239000012071 phase Substances 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 239000000047 product Substances 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 239000007790 solid phase Substances 0.000 description 2
- 229910052682 stishovite Inorganic materials 0.000 description 2
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 2
- 229910052905 tridymite Inorganic materials 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- 229910001845 yogo sapphire Inorganic materials 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910002244 LaAlO3 Inorganic materials 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 229910020751 SixGe1-x Inorganic materials 0.000 description 1
- 229910004160 TaO2 Inorganic materials 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 1
- XWCMFHPRATWWFO-UHFFFAOYSA-N [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] Chemical compound [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] XWCMFHPRATWWFO-UHFFFAOYSA-N 0.000 description 1
- ILCYGSITMBHYNK-UHFFFAOYSA-N [Si]=O.[Hf] Chemical compound [Si]=O.[Hf] ILCYGSITMBHYNK-UHFFFAOYSA-N 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910003481 amorphous carbon Inorganic materials 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- GPBUGPUPKAGMDK-UHFFFAOYSA-N azanylidynemolybdenum Chemical compound [Mo]#N GPBUGPUPKAGMDK-UHFFFAOYSA-N 0.000 description 1
- CFJRGWXELQQLSA-UHFFFAOYSA-N azanylidyneniobium Chemical compound [Nb]#N CFJRGWXELQQLSA-UHFFFAOYSA-N 0.000 description 1
- IVHJCRXBQPGLOV-UHFFFAOYSA-N azanylidynetungsten Chemical compound [W]#N IVHJCRXBQPGLOV-UHFFFAOYSA-N 0.000 description 1
- 229910002113 barium titanate Inorganic materials 0.000 description 1
- VKJLWXGJGDEGSO-UHFFFAOYSA-N barium(2+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[Ti+4].[Ba+2] VKJLWXGJGDEGSO-UHFFFAOYSA-N 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 239000002041 carbon nanotube Substances 0.000 description 1
- 229910021393 carbon nanotube Inorganic materials 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 239000000356 contaminant Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- NQKXFODBPINZFK-UHFFFAOYSA-N dioxotantalum Chemical compound O=[Ta]=O NQKXFODBPINZFK-UHFFFAOYSA-N 0.000 description 1
- 238000004070 electrodeposition Methods 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910021389 graphene Inorganic materials 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- 229910000449 hafnium oxide Inorganic materials 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 229910000167 hafnon Inorganic materials 0.000 description 1
- 238000000671 immersion lithography Methods 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- 229910000765 intermetallic Inorganic materials 0.000 description 1
- 229910052746 lanthanum Inorganic materials 0.000 description 1
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 description 1
- JQJCSZOEVBFDKO-UHFFFAOYSA-N lead zinc Chemical compound [Zn].[Pb] JQJCSZOEVBFDKO-UHFFFAOYSA-N 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 229910021334 nickel silicide Inorganic materials 0.000 description 1
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 1
- 239000010955 niobium Substances 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- KJXBRHIPHIVJCS-UHFFFAOYSA-N oxo(oxoalumanyloxy)lanthanum Chemical compound O=[Al]O[La]=O KJXBRHIPHIVJCS-UHFFFAOYSA-N 0.000 description 1
- KTUFCUMIWABKDW-UHFFFAOYSA-N oxo(oxolanthaniooxy)lanthanum Chemical compound O=[La]O[La]=O KTUFCUMIWABKDW-UHFFFAOYSA-N 0.000 description 1
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 229920003023 plastic Polymers 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 229910001925 ruthenium oxide Inorganic materials 0.000 description 1
- WOCIAKWEIIZHES-UHFFFAOYSA-N ruthenium(iv) oxide Chemical compound O=[Ru]=O WOCIAKWEIIZHES-UHFFFAOYSA-N 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- HWEYZGSCHQNNEH-UHFFFAOYSA-N silicon tantalum Chemical compound [Si].[Ta] HWEYZGSCHQNNEH-UHFFFAOYSA-N 0.000 description 1
- UVGLBOPDEUYYCS-UHFFFAOYSA-N silicon zirconium Chemical compound [Si].[Zr] UVGLBOPDEUYYCS-UHFFFAOYSA-N 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- VEALVRVVWBQVSL-UHFFFAOYSA-N strontium titanate Chemical compound [Sr+2].[O-][Ti]([O-])=O VEALVRVVWBQVSL-UHFFFAOYSA-N 0.000 description 1
- CZXRMHUWVGPWRM-UHFFFAOYSA-N strontium;barium(2+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[O-2].[Ti+4].[Sr+2].[Ba+2] CZXRMHUWVGPWRM-UHFFFAOYSA-N 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 229910001936 tantalum oxide Inorganic materials 0.000 description 1
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 description 1
- 229910052718 tin Inorganic materials 0.000 description 1
- 239000011135 tin Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 1
- 229910000314 transition metal oxide Inorganic materials 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 1
- 229910021342 tungsten silicide Inorganic materials 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
- 229910052845 zircon Inorganic materials 0.000 description 1
- 229910052726 zirconium Inorganic materials 0.000 description 1
- 229910001928 zirconium oxide Inorganic materials 0.000 description 1
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823487—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of vertical transistor structures, i.e. with channel vertical to the substrate surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/0886—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
- H01L27/1207—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI combined with devices in contact with the semiconductor body, i.e. bulk/SOI hybrid circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
- H01L27/1211—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI combined with field-effect transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
- H01L29/42376—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
- H01L29/42392—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor fully surrounding the channel, e.g. gate-all-around
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66636—Lateral single gate silicon transistors with source or drain recessed by etching or first recessed by etching and then refilled
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66666—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7856—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with an non-uniform gate, e.g. varying doping structure, shape or composition on different sides of the fin, or different gate insulator thickness or composition on opposing fin sides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78642—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823456—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different shapes, lengths or dimensions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
Definitions
- the present invention generally relates to forming a vertical transport fin field effect transistor (VT FinFET) and a long-channel field effect transistors on the same substrate, and more specifically to forming a combination of VT FinFETs and planar long-channel FETs on adjacent regions of a substrate.
- VT FinFET vertical transport fin field effect transistor
- a Field Effect Transistor typically has a source, a channel, and a drain, where current flows from the source to the drain, and a gate that controls the flow of current through the channel.
- Field Effect Transistors can have a variety of different structures, for example, FETs have been fabricated with the source, channel, and drain formed in the substrate material itself, where the current flows horizontally (i.e., in the plane of the substrate), and FinFETs have been formed with the channel extending outward from the substrate, but where the current also flows horizontally from a source to a drain.
- the channel for the FinFET can be an upright slab of thin approximately rectangular Si, commonly referred to as the fin with a gate on the fin, as compared to a metal-oxide-semiconductor field effect transistor (MOSFET) with a gate parallel with the plane of the substrate.
- MOSFET metal-oxide-semiconductor field effect transistor
- an n-type FET (nFET) or a p-type FET (pFET) can be formed.
- An nFET and a pFET can be coupled to form a complementary metal oxide semiconductor (CMOS) device, where a p-channel MOSFET and n-channel MOSFET are coupled together.
- CMOS complementary metal oxide semiconductor
- a method of forming a vertical transport fin field effect transistor and a long-channel field effect transistor on the same substrate includes forming a recessed region in a substrate and a fin region adjacent to the recessed region.
- the method further includes forming one or more vertical fins on the fin region, where the one or more vertical fins extend away from the substrate, and forming a long-channel pillar from the substrate in the recessed region, where the long-channel pillar is at a different elevation than the one or more vertical fins.
- the method further includes forming two or more long-channel source/drain plugs on the long-channel pillar, and forming a bottom source/drain plug in the fin region, where the bottom source/drain plug is below the one or more vertical fins.
- the method further includes forming a gate structure on the long-channel pillar and a gate structure on the one or more vertical fins, and forming a top source/drain on the top surface of the one or more vertical fins, where the top source/drain is in the fin region.
- a method of forming a vertical transport fin field effect transistor and a long-channel field effect transistor on the same substrate includes forming a recessed region in a substrate and a fin region adjacent to the recessed region. The method further includes forming one or more vertical fins on the fin region, where the one or more vertical fins extend away from the substrate.
- the method further includes forming a long-channel pillar from the substrate in the recessed region, wherein the top surface of the long-channel pillar is below the bottom of the one or more vertical fins, and forming a gate structure on the long-channel pillar, wherein the gate structure on the long-channel pillar has an inverted “T” shape directly above a central section of the long-channel pillar.
- the method further includes forming a gate structure on the one or more vertical fins.
- a vertical transport fin field effect transistor and a long-channel field effect transistor on the same substrate includes one or more vertical fins on a fin region of a substrate, where the one or more vertical fins extend away from the substrate, a long-channel pillar on a recessed region of the substrate, where the recessed region is adjacent to the fin region, and the long-channel pillar is at a different elevation than the one or more vertical fins, a bottom source/drain on the fin region below the one or more vertical fins, two or more long-channel source/drains on the long-channel pillar, a gate structure on the long-channel pillar, a gate structure on the one or more vertical fins; and a top source/drain on the top surface of the one or more vertical fins, where the top source/drain is in the fin region.
- FIG. 1 is a cross-sectional side view showing a substrate, in accordance with an embodiment of the present invention
- FIG. 2 is a cross-sectional side view showing a template layer at the surface of the substrate and a masking layer on the template layer, in accordance with an embodiment of the present invention
- FIG. 3 is a cross-sectional side view showing a patterned masking layer and template layer on a portion of the surface of the substrate, in accordance with an embodiment of the present invention
- FIG. 4 is a cross-sectional side view showing a recessed region and a delineating trench setting off a fin region on the substrate, in accordance with an embodiment of the present invention
- FIG. 5 is a cross-sectional side view showing a fin mask layer and fin template layer formed on the bottom surface of the recessed region, and fin templates and fin mask segments patterned from the fin template layer and fin mask layer formed on the top surface of the fin region, in accordance with an embodiment of the present invention
- FIG. 6 is a cross-sectional side view showing a plurality of vertical fins formed from a portion of the fin region, and an exposed bottom surface of the recessed region, in accordance with an embodiment of the present invention
- FIG. 7 is a cross-sectional side view showing a sacrificial layer that fills in the recessed region and gaps between the vertical fins formed on the substrate, in accordance with an embodiment of the present invention
- FIG. 8 is a cross-sectional side view showing a cover layer formed and patterned on the sacrificial layer, and a series of channels formed in the sacrificial layer to the substrate surface, in accordance with an embodiment of the present invention
- FIG. 9 is a cross-sectional side view showing the sacrificial layer exposed after removal of the patterned cover layer, in accordance with an embodiment of the present invention.
- FIG. 10 is a cross-sectional side view showing two segregating trenches formed in the substrate, and the delineating trench extended further into the substrate, in accordance with an embodiment of the present invention
- FIG. 11 is a cross-sectional side view showing a segregating trench on opposite sides of a long-channel region, after removal of the sacrificial layer, where a segregating trench separates the long-channel region from the fin region, in accordance with an embodiment of the present invention
- FIG. 12 is a cross-sectional side view showing a fill layer in the segregating trenches and covering the long-channel region, in accordance with an embodiment of the present invention.
- FIG. 13 is a cross-sectional side view showing a patterned resist layer formed on an organic planarization layer and the fill layer that provides exposed portions of the fill layer surface, in accordance with an embodiment of the present invention
- FIG. 14 is a cross-sectional side view showing access passages formed in the fill layer to the long-channel region, in accordance with an embodiment of the present invention.
- FIG. 15 is a cross-sectional side view showing liners formed on the vertical surfaces of the access passages and sidewalls of the vertical fins, in accordance with an embodiment of the present invention.
- FIG. 16 is a cross-sectional side view showing source/drain troughs formed in the long-channel region and adjacent to the vertical fins, in accordance with an embodiment of the present invention.
- FIG. 17 is a cross-sectional side view showing bottom source/drain plugs formed in the source/drain troughs adjacent to the vertical fins, and long-channel source/drain plugs formed in the source/drain troughs in the long-channel region, in accordance with an embodiment of the present invention
- FIG. 18 is a cross-sectional side view showing a bottom source/drain and extension region formed below the vertical fins and long-channels source/drains formed in the long-channel pillar, after heat treatment, in accordance with an embodiment of the present invention
- FIG. 19 is a cross-sectional side view showing a bottom spacer layer formed on the horizontal surfaces of the long-channels source/drains, fill layer, and fin templates, in accordance with an embodiment of the present invention.
- FIG. 20 is a cross-sectional side view showing an interlayer dielectric (ILD) layer formed on the bottom spacer layer and vertical fins, in accordance with an embodiment of the present invention
- FIG. 21 is a cross-sectional side view showing a patterned gate mask layer formed on the ILD layer after reducing the height, in accordance with an embodiment of the present invention.
- FIG. 22 is a cross-sectional side view showing a gate opening formed in the ILD layer, in accordance with an embodiment of the present invention.
- FIG. 23 is a cross-sectional side view showing gate sidewall spacers formed on the sidewall surfaces of the ILD layer exposed by formation of the gate opening, in accordance with an embodiment of the present invention.
- FIG. 24 is a cross-sectional side view showing a patterned protective mask layer exposing the ILD layer on the fin region and removal of the bottom spacer layer from within the gate opening, in accordance with an embodiment of the present invention
- FIG. 25 is a cross-sectional side view showing formation of a gate cavity adjacent to the long channel and fin gaps exposing the vertical fins by removal of portions of the ILD layer, in accordance with an embodiment of the present invention
- FIG. 26 is a cross-sectional side view showing a gate dielectric layer formed on the ILD layer, gate spacers, long channel, and vertical fins, in accordance with an embodiment of the present invention
- FIG. 27 is a cross-sectional side view showing a gate electrode formed on the gate dielectric in the gate opening, gate cavity, and fin gaps, in accordance with an embodiment of the present invention
- FIG. 28 is a cross-sectional side view showing a gate electrode with a reduced height within the gate opening and fin gaps, in accordance with an embodiment of the present invention.
- FIG. 29 is a cross-sectional side view showing exposed ILD layer surfaces, gate spacer surfaces, and vertical fins, after removal of a portion of the gate dielectric layer, in accordance with an embodiment of the present invention.
- FIG. 30 is a cross-sectional side view showing a top spacer formed on the exposed surfaces of the ILD layer, fin templates, and gate electrodes, in accordance with an embodiment of the present invention.
- FIG. 31 is a cross-sectional side view showing a planarization layer formed in the gate opening and fin gaps, in accordance with an embodiment of the present invention.
- FIG. 32 is a cross-sectional side view showing the planarization layer with a reduced height and removal of the top spacer layer from the ILD layer and fin template top surfaces, in accordance with an embodiment of the present invention
- FIG. 33 is a cross-sectional side view showing spaces formed in the planarization layer by removal of the fin templates, in accordance with an embodiment of the present invention.
- FIG. 34 is a cross-sectional side view showing a source/drain mask formed on the ILD layer and a portion of the planarization layer, while exposing a portion of the planarization layer on the fin region, in accordance with an embodiment of the present invention
- FIG. 35 is a cross-sectional side view showing exposed top spacer layer and upper sections of the vertical fins in a source/drain trough, in accordance with an embodiment of the present invention.
- FIG. 36 is a cross-sectional side view showing reduced height vertical fins, in accordance with an embodiment of the present invention.
- FIG. 37 is a cross-sectional side view showing a top source/drain formed on the top spacer layer and top surfaces of the vertical fins in the source/drain trough, in accordance with an embodiment of the present invention
- FIG. 38 is a cross-sectional side view showing a capping layer formed on the top source/drain, ILD layer, and planarization layer, in accordance with an embodiment of the present invention.
- FIG. 39 is a cross-sectional side view showing a vertical transport fin field effect transistor on a first region of the substrate and a neighboring long channel device with gate and source/drain contacts on a second region of the substrate separated by an isolation region, in accordance with an embodiment of the present invention.
- Embodiments of the present invention relate generally to forming vertical transport fin field effect transistors (VT FinFETs) on the same substrate with planar long-channel field effect devices, where long-channel FETs can be used for CMOS technology and analog applications.
- VT FinFETs vertical transport fin field effect transistors
- Forming VT FinFETs alone on a substrate restricts the devices and circuits constructed because, due to their intrinsic vertical structure, long-channel and short-channel VT FinFETs cannot presently be processed together on the same substrate.
- Embodiments of the present invention also relates generally to integrating a planar long-channel FET with s short-channel VT FinFET on the same substrate, where the planar long-channel FET and short-channel VT FinFET can be adjacent to each other.
- Embodiments of the present invention also relates generally to forming planar long-channel FETs with short-channel VT FinFETs on the same substrate using shared processing steps that shorten the fabrication process.
- the gate structures can be formed on the planar long-channel FETs and short-channel VT FinFETs at the same time using the same processing steps.
- CMOS Complementary metal-oxide-semiconductor
- logic circuits e.g., NAND, NOR, XOR, etc.
- high speed memory e.g., SRAM
- ASICs application specific integrated circuits
- the materials and layers can be deposited by physical vapor deposition (PVD), chemical vapor deposition (CVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), or any of the various modifications thereof, for example, plasma-enhanced chemical vapor deposition (PECVD), metal-organic chemical vapor deposition (MOCVD), low pressure chemical vapor deposition (LPCVD), flowable chemical vapor deposition (FCVD), electron-beam physical vapor deposition (EB-PVD), and plasma-enhanced atomic layer deposition (PEALD).
- PECVD plasma-enhanced chemical vapor deposition
- MOCVD metal-organic chemical vapor deposition
- LPCVD low pressure chemical vapor deposition
- FCVD flowable chemical vapor deposition
- EB-PVD electron-beam physical vapor deposition
- PEALD plasma-enhanced atomic layer deposition
- the depositions can be epitaxial processes, and the deposited material can be
- formation of a layer can be by one or more deposition processes, where, for example, a conformal layer may be formed by a first process (e.g., ALD, PEALD, etc.) and a fill may be formed by a second process (e.g., CVD, electrodeposition, PVD, etc.).
- a first process e.g., ALD, PEALD, etc.
- a second process e.g., CVD, electrodeposition, PVD, etc.
- Source/drain projections, layers, regions, etc. is intended to indicate that the particular device feature can be implemented as a source or a drain except as expressly indicated otherwise.
- the role of source and drain for an active device can in some instances be reversed, so a previously indicated drain may instead be a source and vice versa.
- Reference to a source/drain is, therefore, intended to encompass the broadest reasonable scope of the term.
- FIG. 1 a cross-sectional side view of a substrate is shown, in accordance with an embodiment of the present invention.
- a substrate 110 can be a semiconductor or an insulator with an active surface semiconductor layer.
- the substrate can include a carrier layer that provides mechanical support for other layers of the substrate.
- the substrate can include crystalline, semi-crystalline, microcrystalline, or amorphous regions.
- the substrate can be essentially (i.e., except for contaminants) a single element (e.g., silicon), primarily (i.e., with doping) of a single element, for example, silicon (Si) or germanium (Ge), and/or the substrate can include a compound, for example, Al 2 O 3 , SiO 2 , GaAs, SiC, Si:C, or SiGe.
- the substrate can also have multiple material layers, for example, a semiconductor-on-insulator substrate (SeOI), such as a silicon-on-insulator substrate (SOI), germanium-on-insulator substrate (GeOI), or silicon-germanium-on-insulator substrate (SGOI).
- a semiconductor-on-insulator substrate such as a silicon-on-insulator substrate (SOI), germanium-on-insulator substrate (GeOI), or silicon-germanium-on-insulator substrate (SGOI).
- SOI silicon-on-insulator substrate
- GeOI germanium-on-insulator substrate
- SGOI silicon-germanium-on-insulator substrate
- the substrate 110 can be a silicon wafer.
- the substrate can be a single crystal silicon (Si), silicon germanium (SiGe), or III-V semiconductor (e.g., GaAs) wafer, or have a single crystal silicon (Si), silicon germanium (SiGe), or III-V semiconductor (e.g., GaAs) surface/active layer.
- FIG. 2 is a cross-sectional side view showing a template layer at the surface of the substrate and a masking layer on the template layer, in accordance with an embodiment of the present invention.
- a template layer 120 can be formed on the surface of the substrate 110 , where the template layer 120 can be blanket deposited on the substrate 110 .
- the template layer 120 can be formed by CVD, PECVD, PVD, as well as combinations thereof.
- the template layer 120 can be a hardmask that can be patterned to cover and expose different regions of the substrate 110 .
- the template layer 120 can be silicon oxide (SiO), silicon nitride (SiN), silicon oxynitride (SiON), silicon carbonitride (SiCN), silicon boronitride (SiBN), silicon carbide (SiC), silicon borocarbide (SiBC), silicon boro carbonitride (SiBCN), boron carbide (BC), boron nitride (BN), or combinations thereof, where the template layer 120 may include one or more layers.
- the template layer 120 can be formed to a thickness in the range of about 10 nm to about 100 nm, or in the range of about 30 nm to about 70 nm, although other thicknesses are also contemplated.
- a masking layer 130 can be formed on the template layer 120 .
- the masking layer 130 can be a softmask, for example, an organic lithography layer, or an extreme ultra violet lithography (EUVL) material, that can be patterned and developed to expose a portion of the underlying template layer 120 .
- the masking layer 130 can be a positive or negative resist material, for example, Poly(methyl methacrylate) (PMMA) or SU-8, or an electron-beam (e-beam) cured material, for example, hydrogen silsesquioxane (HSQ) that can be suitably patterned.
- the masking layer 130 can be spun on, deposited by CVD or low pressure CVD (LPCVD).
- FIG. 3 is a cross-sectional side view showing a patterned masking layer and template layer on a portion of the surface of the substrate, in accordance with an embodiment of the present invention.
- the masking layer 130 can be patterned and developed to expose portions of the underlying template layer 120 , where the masking layer can be patterned to expose the template layer 120 over a portion of the substrate predetermined to have long-channel devices formed thereon.
- the exposed portions of the template layer 120 can be removed to expose underlying portions of the substrate 110 , where the substrate material can be removed, for example, by a directional etch (e.g., a reactive ion etch (RIE)).
- a directional etch e.g., a reactive ion etch (RIE)
- FIG. 4 is a cross-sectional side view showing a recessed region and a delineating trench setting off a fin region on the substrate, in accordance with an embodiment of the present invention.
- a recessed region 115 can be formed in the substrate 110 , whereas a fin region 111 can remain.
- the recessed region 115 and fin region 111 can be formed by removing predetermined portions of the substrate material on one or more sides of the fin region 111 .
- a delineating trench 116 can be formed on one or more sides of the fin region 111 that do not have a recessed region 115 and are not predetermined to have subsequently formed long-channel devices.
- the fin region 111 can be an island formed from the substrate that is surrounded by recessed region(s) and delineating trench(es) 116 .
- the recessed region(s) 115 and delineating trench(es) 116 can physically and electrically separate bottom source/drains of individual VT FinFET devices from other neighboring VT FinFET devices and planar long-channel devices.
- a recessed region 115 can be formed to a depth, D 1 , by removing a portion of the substrate 110 .
- the depth, D 1 can be greater than an intended height of one or more vertical fins and bottom source/drain region(s) formed from the fin region 111 .
- the depth, D 1 can be in the range of about 20 nm to about 100 nm, or in the range of about 25 nm to about 75 nm, or in the range of about 30 nm to about 50 nm, although other depths are also contemplated.
- the delineating trench 116 can be formed to the same depth, D 1 , as the recessed region 115 , where the delineating trench 116 and recessed region 115 are formed at the same time.
- the delineating trench 116 and/or recessed region 115 can be formed by a directional etching process (e.g., RIE).
- the recessed region 115 can have a length in the range of about 100 nm to about 2500 nm, or in the range of about 0.5 micron to about 2 microns, or in the range of about 1 micron to about 2 microns.
- the recessed region 115 can have a width (i.e., into the plane of the figure) in the range of about 20 nm to about 5000 nm, or in the range of about 1 micron to about 2 microns.
- the recessed region 115 can have a surface area in the range of about 2,000 nm 2 to about 12,500,000 nm 2 , or about 10,000 nm 2 to about 1,000,000 nm 2 , although other dimensions are also contemplated.
- the fin region 111 can have a width in the range of about 20 nm to about 800 nm, or in the range of about 40 nm to about 500 nm.
- the fin region 111 can have a length (i.e., into the plane of the figure) in the range of about 20 nm to about 200 nm, or in the range of about 30 nm to about 100 nm.
- the fin region 115 can cover a larger area of the substrate than the recessed region 115 .
- a plurality of vertical fins can be formed in a fin region 111 , where each fin region can be used to form a single, multi-fin, VT FinFET.
- FIG. 5 is a cross-sectional side view showing a fin mask layer and fin template layer formed on the bottom surface of the recessed region, and fin templates and fin mask segments patterned from the fin template layer and fin mask layer formed on the top surface of the fin region, in accordance with an embodiment of the present invention.
- the masking layer 130 and template layer 120 can be removed from the top surface of the fin region 111 , where the masking layer 130 and template layer 120 can be removed using selective isotropic etches (e.g., wet chemical etches) to expose the substrate material of the fin region 111 .
- selective isotropic etches e.g., wet chemical etches
- a fin template layer 140 can be formed on the surface of the recessed region 115 and fin region 111 , where the fin template layer 140 can be blanket deposited on the exposed surfaces.
- the fin template layer 140 can be formed by CVD, PECVD, PVD, as well as combinations thereof.
- the fin template layer 140 can be a hardmask that can be patterned to cover and expose different regions of the recessed region 115 and fin region 111 .
- the fin template layer 140 can be silicon oxide (SiO), silicon nitride (SiN), silicon oxynitride (SiON), silicon carbonitride (SiCN), silicon boronitride (SiBN), silicon carbide (SiC), silicon borocarbide (SiBC), silicon boro carbonitride (SiBCN), boron carbide (BC), boron nitride (BN), or combinations thereof, where the fin template layer 140 may include one or more layers.
- a template masking layer 150 can be formed on the fin template layer 140 .
- the template masking layer 150 can be a softmask, for example, an organic lithography layer, or an extreme ultra violet lithography (EUVL) material, that can be patterned and developed to expose a portion of the underlying fin template layer 140 .
- the template masking layer 150 can be a positive or negative resist material, for example, Poly(methyl methacrylate) (PMMA) or SU-8, or an electron-beam (e-beam) cured material, for example, hydrogen silsesquioxane (HSQ) that can be suitably patterned.
- template masking layer 150 can be spun on, deposited by CVD or low pressure CVD (LPCVD).
- the template masking layer 150 can be patterned and developed to form template mask segments 151 on the fin template layer 140 , where the template mask segments 151 cover portions of the fin template layer 140 and expose other portions of the fin template layer. A portion of the template masking layer can remain on the recessed region 115 .
- the exposed portions of the fin template layer 140 can be removed by wet etching or by a dry plasma etching, where the dry plasma etch can be a directional reactive ion etch (RIE). Removal of the exposed portions of the fin template layer 140 can form one or more fin templates 141 below the template mask segments 151 , and expose underlying portions of the fin region 111 .
- the fin templates 141 can be used to transfer a fin pattern to the material of the fin region 111 .
- FIG. 6 is a cross-sectional side view showing a plurality of vertical fins formed from a portion of the fin region, and an exposed bottom surface of the recessed region, in accordance with an embodiment of the present invention.
- a directional etch e.g., RIE
- RIE etch
- fin trenches can be formed in the fin region 111 to a depth in the range of about 30 nm to about 90 nm, or in the range of about 30 nm to about 50 nm, or about 45 nm, where the vertical fin(s) 112 formed in the fin region 111 can have a resulting height, Hi, equal to the depth of the fin trench.
- the vertical fin(s) 112 can have a straight profile or a tapered profile with a width at the base greater than the width at the top, where the one or more vertical fins extend away from the substrate.
- the depth of etching the vertical fins 112 can be less than the depth, D 1 , forming the recessed region 115 , such that a section of the fin region 111 having a height, H 2 , remains between the base of the vertical fins 112 and the surface of the recessed region 115 .
- the height, H 2 can be in the range of about 10 nm to about 50 nm, or in the range of about 15 nm to about 35 nm.
- the recessed region 115 and vertical fins 112 and fin trenches can be formed at the same time to an initial depth equal to H 1 .
- the vertical fins 112 and fin region 111 can be masked, and a subsequent etch of the recessed region 115 can increase the depth of the recessed region 115 to the final depth, D 1 , while forming the portion of the fin region with height, H 2 , below the vertical fins 112 .
- a plurality of vertical fins 112 can be formed by a sidewall image transfer (SIT) process, self-aligned double patterning (SADP) process, or self-aligned quadruple patterning (SAQP) process, to provide a tight pitch between vertical fins 111 .
- a direct print can be used to provide the fin templates 141 from the fin template layer 140 .
- Immersion Lithography can direct print down to about 78 nm pitch.
- Extreme ultraviolet lithography also known as EUV or EUVL
- EUV extreme ultraviolet
- SADP Self-aligned double patterning
- SAQP Self-aligned quadruple patterning
- FIG. 7 is a cross-sectional side view showing a sacrificial layer that fills in the recessed region and gaps between the vertical fins formed on the substrate, in accordance with an embodiment of the present invention.
- a sacrificial layer 160 can be formed on the recessed region 115 , template mask segments 151 , fin templates 141 , vertical fins 112 , and fin region 111 .
- the sacrificial layer 160 can extend above the top surfaces of the template mask segments 151 and fill the delineating trench 116 on one or more sides of the fin region 111 .
- the sacrificial layer 160 can be can be amorphous silicon (a-Si), poly-silicon (p-Si), amorphous carbon (a-C), silicon-germanium (SiGe), an organic planarization layer (OPL), silicon oxide (SiO), silicon nitride (SiN), or suitable combinations thereof.
- a-Si amorphous silicon
- p-Si poly-silicon
- a-C amorphous carbon
- SiGe silicon-germanium
- OPL organic planarization layer
- SiO silicon oxide
- SiN silicon nitride
- the sacrificial layer 160 can be formed by CVD, PECVD, PVD, a spin-on process, or combinations thereof, where the sacrificial layer 160 can be blanket deposited on the substrate 110 .
- FIG. 8 is a cross-sectional side view showing a cover layer formed and patterned on the sacrificial layer, and a series of channels formed in the sacrificial layer to the substrate surface, in accordance with an embodiment of the present invention.
- a cover layer 170 can be formed on the sacrificial layer 160 .
- the cover layer 170 can be a softmask, for example, an organic lithography layer, or an extreme ultra violet lithography (EUVL) material, that can be patterned and developed to expose a portion of the underlying sacrificial layer 160 .
- the cover layer 170 can be a positive or negative resist material, for example, Poly(methyl methacrylate) (PMMA) or SU-8, or an electron-beam (e-beam) cured material, for example, hydrogen silsesquioxane (HSQ) that can be suitably patterned.
- the cover layer 170 can be spun on, deposited by CVD or low pressure CVD (LPCVD).
- the cover layer 170 can be patterned and developed to expose a portion of the sacrificial layer 160 adjacent to and/or on opposite sides of the remaining portion of the fin region 111 .
- the opening in the cover layer can have a predetermined width that can define a subsequently formed isolation region between the fin region 111 and the long-channel region 115 .
- one or more channels 165 can be formed in the sacrificial layer 160 , where the channels can extend down to the surface of the substrate. Channels can be formed over the recessed regions 115 and the delineating trenches 116 , where the sidewalls of the fin region can be exposed by formation of the channels 165 . In various embodiments, the channels can be formed by a directional, selective etch (e.g., RIE).
- RIE directional, selective etch
- two or more channels 165 can be formed in a recessed region 115 to define a long-channel region.
- FIG. 9 is a cross-sectional side view showing the sacrificial layer exposed after removal of the patterned cover layer, in accordance with an embodiment of the present invention.
- the cover layer 170 can be removed from the sacrificial layer 160 , for example, using chemical stripping, ashing, or an isotropic wet etch.
- FIG. 10 is a cross-sectional side view showing two segregating trenches formed in the substrate, and the delineating trench extended further into the substrate, in accordance with an embodiment of the present invention.
- two or more segregating trenches 118 can be formed in the recessed region 115 by removing portions of the substrate 110 exposed at the bottom of channels 165 .
- the segregating trenches 118 can be formed by a selective directional etch (e.g., RIE), where the width of the segregating trenches 118 can be determined by the widths of the channels 165 .
- Formation of the segregating trenches 118 can form a long-channel pillar 114 from the substrate 110 .
- Formation of a segregating trench 118 between the long-channel pillar 114 and fin region 111 can provide for an isolation region between a long-channel device and a VT FinFET device.
- the depth of the delineating trench(es) 116 can be extended further into the substrate 110 to form segregating trench(es) 118 below the level of the top surface of a long-channel pillar 114 .
- the segregating trenches 118 can be formed to a depth, D 2 , in the range of about 5 nm to about 50 nm, or in the range of about 10 nm to about 40 nm, although other depths are also contemplated.
- the depth, D 2 , of the segregating trenches 118 can define a height of the long-channel pillar 114 .
- segregating trenches 118 may not be formed, and a planar long-channel device may be formed in the surface of the substrate in the recessed region 115 .
- the long-channel pillar 114 can have a length in the range of about 100 nm to about 600 nm, or in the range of about 150 nm to about 500 nm, although other dimensions are also contemplated.
- the length of the long-channel pillar 114 can provide a channel length for a planar long-channel FET device.
- the long-channel pillar 114 can have a width (i.e., into the plane of the figure) in the range of about 20 nm to about 5000 nm, or in the range of about 50 nm to about 1000 nm, although other dimensions are also contemplated.
- the long-channel pillar 114 can be suitably dimensioned to form a plurality of long-channel field effect devices in the recessed region 115 .
- Formation of the channels 165 and segregating trenches 118 can leave a sacrificial layer block 161 on each of the long-channel pillar(s) 114 and fin region 111 .
- FIG. 11 is a cross-sectional side view showing a segregating trench on opposite sides of a long-channel region, after removal of the sacrificial layer, where a segregating trench separates the long-channel region from the fin region, in accordance with an embodiment of the present invention.
- the sacrificial layer 160 and/or sacrificial layer blocks 161 can be removed to expose the long-channel pillar 114 , vertical fins 112 , and fin region 111 .
- the sacrificial layer 160 and/or sacrificial layer blocks 161 can be removed using a selective isotropic etch (e.g., wet chemical etch, dry plasma etch, etc.).
- a segregating trench 118 can be on opposite sides of a long-channel region 117 , after removal of the sacrificial layer 160 and sacrificial layer blocks 161 , where a segregating trench 118 can separate the long-channel region 117 from the fin region 111 .
- a segregating trench 118 can isolate the fin region 111 from other neighboring regions.
- the template mask segments 151 can be removed from the fin templates 141 , where a selective isotropic etch can be used.
- the top surface of the long-channel pillar 114 is below the bottom of the vertical fins 112 and top surface of the vertical fin block 113 .
- FIG. 12 is a cross-sectional side view showing a fill layer in the segregating trenches and covering the long-channel region, in accordance with an embodiment of the present invention.
- a fill layer 180 can be formed on the substrate 110 , where the fill layer 180 can cover the long-channel pillar 114 , vertical fins 112 , and fin templates 141 .
- the fill layer 180 can be blanket deposited, for example, by flowable CVD, high aspect ratio process (HARP), PVD, or combinations thereof, where the thickness of the fill layer 180 can extend above the top surface of the fin templates 141 .
- the fill layer 180 can be etched back (e.g., by RIE or wet etch) after formation to expose the vertical fins 112 and the top surface of the vertical fin block 113 in fin region 111 , wherein at least a portion of the fill layer 180 can remain in the segregating trenches 118 and on the long-channel pillar 114 .
- the fill layer 180 can be an insulating, dielectric material, including, but not limited to silicon oxide (SiO), silicon oxy carbide (SiOC), silicon oxynitride (SiON), and combinations thereof.
- FIG. 13 is a cross-sectional side view showing a patterned resist layer formed on an organic planarization layer and the fill layer that provides exposed portions of the fill layer surface, in accordance with an embodiment of the present invention.
- an organic planarization layer (OPL) 189 can be formed on the remaining portions of the fill layer 180 and exposed surface of the vertical fin block 113 .
- a resist layer 190 can be formed and patterned on the OPL 189 and fill layer 180 , where the resist layer can be an organic lithography layer or an extreme ultra violet lithography (EUVL) material, that can be patterned and developed to expose a portion of the underlying OPL 189 .
- EUVL extreme ultra violet lithography
- the resist layer 190 can be patterned and developed to expose a portion of the OPL 189 above the long-channel pillar 114 .
- the position of openings in the resist layer can be above predetermined locations of source/drains on the long-channel devices.
- FIG. 14 is a cross-sectional side view showing access passages formed in the fill layer to the long-channel region, in accordance with an embodiment of the present invention.
- access passages 185 can be formed in the OPL 189 and fill layer 180 , where the access passages 185 can be formed by a directional etching process (e.g., RIE).
- the access passages 185 can be configured and dimensioned to be the size, shape, and location of source/drains to be formed on the long-channel pillar 114 .
- a portion of the long-channel pillar 114 can be exposed at the bottom of an access passage 185 .
- the distance between two access passages 185 can define a channel length for a long-channel device.
- FIG. 15 is a cross-sectional side view showing liners formed on the vertical surfaces of the access passages and sidewalls of the vertical fins, in accordance with an embodiment of the present invention.
- the resist layer 190 and OPL 189 can be removed after formation of the access passages 185 to expose the surface of the fill layer 180 and fin region 111 .
- a portion of the fill layer 180 can remain in the segregating trenches 118 , where the fill layer filled segregating trenches 118 can form isolation regions adjacent to and/or between the long-channel pillar 114 and fin region 111 .
- a liner 200 can be formed on the fill layer 180 , including on the walls of the access passages 185 , and on the exposed surface of the long-channel pillar 114 at the bottom of the access passages 185 .
- the liner 200 can be formed by a conformal deposition, for example, ALD, PEALD, and combinations thereof, where the liner is formed on the exposed surfaces.
- the portions of the liner 200 can be removed from horizontal surfaces by a directional etching process (e.g., RIE), while leaving portions of the liner 200 on vertical surfaces, including the sidewalls of the access passages 185 and the sidewalls of the vertical fins 112 and fin templates 141 .
- the liner 200 can be silicon nitride (SiN), silicon oxynitride (SiON), silicon oxycarbide (SiOC), silicon carbonitride (SiCN), silicon oxycarbonitride (SiOCN), silicon boronitride (SiBN), silicon carbide (SiC), silicon borocarbide (SiBC), silicon boro carbonitride (SiBCN), boron carbide (BC), boron nitride (BN), or combinations thereof.
- the liners 200 can prevent the vertical fin sidewalls from providing a surface for expitaxial growth of source/drain material, so formation of source/drains is restricted to the exposed surfaces at the bottom of access passages 185 and source/drain troughs 119 .
- the liners 200 can act as additional gate spacers to physically and electrically separate conductive gate electrodes from source/drain contacts.
- FIG. 16 is a cross-sectional side view showing source/drain troughs formed in the long-channel region and adjacent to the vertical fins, in accordance with an embodiment of the present invention.
- source/drain troughs 119 can be formed in the channel pillar 114 and in the vertical fin block 113 in the fin region 111 adjacent to the vertical fins 112 .
- the source/drain troughs 119 can be formed by directional, selective etching (e.g., RIE), in which the source/drain troughs 119 in the long-channel pillar 114 and in the vertical fin block 113 can be formed at the same time with the same directional etching step.
- the source/drain troughs 119 can be utilized to form source/drains on both the long-channel device and vertical FinFET device.
- the source/drain troughs 119 can be formed to a depth, D 3 , in the range of about 10 nm to about 80 nm, or in the range of about 20 nm to about 60 nm, where D 3 can be less than the height of the long-channel pillar 114 defined by the depth, D 2 , of the segregating trenches 118 .
- FIG. 17 is a cross-sectional side view showing bottom source/drain plugs formed in the source/drain troughs adjacent to the vertical fins, and long-channel source/drain plugs formed in the source/drain troughs in the long-channel region, in accordance with an embodiment of the present invention.
- long-channel source/drain plugs 210 can be formed in the source/drain troughs 119 in the long-channel pillar 114 .
- the long-channel source/drain plugs 210 can be formed by epitaxial growth on single crystal long-channel pillar 114 material, where the long-channel source/drain plugs 210 can be single crystal.
- the epitaxial, long-channel source/drain plugs 210 can be formed by vapor phase epitaxy (VPE), ion beam epitaxy (IBE), ultrahigh vacuum chemical vapor deposition (UHVCVD), rapid thermal chemical vapor deposition (RTCVD), metalorganic chemical vapor deposition (MOCVD), low-pressure chemical vapor deposition (LPCVD), limited reaction processing chemical vapor deposition (LRPCVD), molecular beam epitaxy (MBE), liquid-phase epitaxy (LPE), or other suitable processes.
- VPE vapor phase epitaxy
- IBE ion beam epitaxy
- UHVCVD ultrahigh vacuum chemical vapor deposition
- RTCVD rapid thermal chemical vapor deposition
- MOCVD metalorganic chemical vapor deposition
- LPCVD low-pressure chemical vapor deposition
- LPCVD limited reaction processing chemical vapor deposition
- MBE molecular beam epitaxy
- LPE liquid-phase epitaxy
- the long-channel source/drain plugs 210 can be highly doped, where the doping can be in the range of about 5 ⁇ 10 18 to about 1 ⁇ 10 22 , or in the range of about 5 ⁇ 10 18 to about 3 ⁇ 10 21 , or in the range of about 5 ⁇ 10 19 to about 1 ⁇ 10 21 , or in the range of about 1 ⁇ 10 21 to about 1 ⁇ 10 22 atoms/cm 3 .
- bottom source/drain plugs 211 can be formed in the source/drain troughs 119 adjacent to the vertical fins 112 .
- the bottom source/drain plugs 211 can be formed by epitaxial growth on single crystal substrate 110 material in the fin region 111 , where the bottom source/drain plugs 211 can be single crystal.
- the epitaxial, bottom source/drain plugs 211 can be formed by vapor phase epitaxy (VPE), ion beam epitaxy (IBE), ultrahigh vacuum chemical vapor deposition (UHVCVD), rapid thermal chemical vapor deposition (RTCVD), metalorganic chemical vapor deposition (MOCVD), low-pressure chemical vapor deposition (LPCVD), limited reaction processing chemical vapor deposition (LRPCVD), molecular beam epitaxy (MBE), liquid-phase epitaxy (LPE), or other suitable processes.
- VPE vapor phase epitaxy
- IBE ultrahigh vacuum chemical vapor deposition
- RTCVD rapid thermal chemical vapor deposition
- MOCVD metalorganic chemical vapor deposition
- LPCVD low-pressure chemical vapor deposition
- LPCVD limited reaction processing chemical vapor deposition
- MBE molecular beam epitaxy
- LPE liquid-phase epitaxy
- the bottom source/drain plugs 211 can be highly doped, where the doping can be in the range of about 5 ⁇ 10 18 to about 1 ⁇ 10 22 , or in the range of about 5 ⁇ 10 18 to about 3 ⁇ 10 21 , or in the range of about 5 ⁇ 10 19 to about 1 ⁇ 10 21 , or in the range of about 1 ⁇ 10 21 to about 1 ⁇ 10 22 atoms/cm 3 .
- the bottom source/drain plugs 211 and long-channel source/drain plugs 210 can be suitably doped to form n-type devices (e.g., with phosphorus, arsenic, and/or antimony), or p-type devices (e.g., with boron, gallium, and/or indium).
- the bottom source/drain plugs 211 and long-channel source/drain plugs 210 can be doped in situ (i.e., during epitaxial growth), or ex situ (i.e., after growing the layer expitaxially).
- the bottom source/drain plugs 211 and long-channel source/drain plugs 210 can be formed by any suitable doping techniques, including but not limited to, ion implantation, gas phase doping, plasma doping, plasma immersion ion implantation, cluster doping, infusion doping, liquid phase doping, solid phase doping, etc.
- FIG. 18 is a cross-sectional side view showing a bottom source/drain and extension region formed below the vertical fins and long-channels source/drains formed in the long-channel pillar, after heat treatment, in accordance with an embodiment of the present invention.
- the vertical fins 112 and substrate 110 with the bottom source/drain plugs 211 and long-channel source/drain plugs 210 can be heat treated to activate the dopant species, setting the bottom junction, and/or recrystallizing the bottom source/drain plugs 211 and long-channel source/drain plugs 210 in the event that the bottom source/drain plugs 211 and long-channel source/drain plugs 210 are damaged/amorphized due to implantation.
- the dopant can diffuse from the bottom source/drain plugs 211 and long-channel source/drain plugs 210 into adjoining portions of the vertical fin block 113 , vertical fins 112 , and long-channel pillar 114 , respectively, to form long-channel source/drains 212 and bottom source/drain 213 for the subsequent devices.
- the diffusion can be lateral into adjoining undoped sections.
- a portion of the dopant can diffuse into the lower section of the vertical fins 112 to form an extension region 214 that can define an effective gate length.
- the long-channel pillar 114 is at a different elevation on the substrate, where the long-channel pillar 114 is below the bottom of the bottom source/drain 213 in the fin region 111 .
- the substrate 110 can be n-doped or p-doped to provide a counter-doped well for the long-channel source/drains 212 and bottom source/drain 213 , where the counter-doped substrate 110 can create a depletion region below and/or adjacent to the long-channel source/drains 212 and bottom source/drain 213 .
- the heat treatment can be a furnace anneal or a rapid thermal anneal, where the anneal is conducted at a temperature in the range of about 800° C. to about 1100° C., for a time in the range of about 1 seconds to about 10 seconds.
- FIG. 19 is a cross-sectional side view showing a bottom spacer layer formed on the horizontal surfaces of the long-channel source/drains, fill layer, and fin templates, in accordance with an embodiment of the present invention.
- a bottom spacer layer 220 can be formed on the horizontal surfaces of the long-channel source/drains 212 , bottom source/drain 213 , fill layer 180 , and fin templates 141 .
- the bottom spacer 220 can be formed by a directional deposition, for example, by high density plasma (HDP) depositions, gas cluster ion beam (GCIB), or combinations thereof, and etched back (e.g., by a selective and isotropic wet or dry etch), where material deposited on vertical surfaces is removed.
- HDP high density plasma
- GCIB gas cluster ion beam
- the bottom spacer layer 220 can be a silicon oxide (SiO), a silicon oxycarbide (SiOC), a silicon nitride (SiN), a silicon oxynitride (SiON), a silicon carbonitride (SiCN), a silicon oxycarbonitride (SiOCN), a silicon boronitride (SiBN), a silicon borocarbide (SiBC), a silicon boro carbonitride (SiBCN), a boron carbide (BC), a boron nitride (BN), a low-K dielectric material, or a combination thereof.
- SiO silicon oxide
- SiOC silicon oxycarbide
- SiN silicon nitride
- SiON silicon carbonitride
- SiOCN silicon oxycarbonitride
- SiBN silicon boronitride
- SiBC silicon borocarbide
- SiBCN silicon boro carbonitride
- BC boron carbide
- BN
- a low-k dielectric material can include, but not be limited to, a fluoride-doped silicon oxide (e.g., fluoride doped glass), a silicon oxycarbide (SiOC), a porous silicon oxide, a spin-on silicon based polymeric material (e.g., tetraethyl orthosilicate (TEOS), hydrogen silsesquioxane (HSQ) and methylsilsesquioxane (MSQ)), or combinations thereof.
- a fluoride-doped silicon oxide e.g., fluoride doped glass
- SiOC silicon oxycarbide
- porous silicon oxide e.g., a spin-on silicon based polymeric material (e.g., tetraethyl orthosilicate (TEOS), hydrogen silsesquioxane (HSQ) and methylsilsesquioxane (MSQ)
- TEOS tetraethyl orthosilicate
- FIG. 20 is a cross-sectional side view showing an interlayer dielectric (ILD) layer formed on the bottom spacer layer and vertical fins, in accordance with an embodiment of the present invention.
- ILD interlayer dielectric
- an interlayer dielectric (ILD) layer 230 can be formed on the top spacer layer 220 , exposed portions of the vertical fins 112 , and the fin templates 141 .
- the interlayer dielectric layer 230 can extend above the top surfaces of the fin templates 141 and bottom spacer layer 220 .
- the interlayer dielectric (ILD) layer 230 can be formed by a blanket deposition, for example, CVD, PECVD, LPCVD, spun on, or a combination thereof.
- the ILD layer 230 can be silicon oxide (SiO), a low-k dielectric, a flowable polymeric material, or a combination thereof.
- a low-k dielectric material can include, but not be limited to, a fluoride-doped silicon oxide (e.g., fluoride doped glass), a silicon oxycarbide (SiOC), a porous silicon oxide, a spin-on silicon based polymeric material (e.g., tetraethyl orthosilicate (TEOS), hydrogen silsesquioxane (HSQ) and methylsilsesquioxane (MSQ)), or combinations thereof.
- TEOS tetraethyl orthosilicate
- HSQ hydrogen silsesquioxane
- MSQ methylsilsesquioxane
- FIG. 21 is a cross-sectional side view showing a patterned gate mask layer formed on the ILD layer after reducing the height, in accordance with an embodiment of the present invention.
- a gate mask layer 240 (e.g., a lithography resist) can be formed and patterned on the exposed surface of the ILD layer 230 , where one or more openings are formed in the gate mask layer 240 .
- the position of the openings can expose portions of the ILD layer 230 where gate structures are to be subsequently formed.
- the openings can be above a central portion of the long-channel pillar 114 between the long-channel source/drains 212 .
- FIG. 22 is a cross-sectional side view showing a gate opening formed in the ILD layer, in accordance with an embodiment of the present invention.
- a gate opening 235 formed in the ILD layer 230 where the gate opening can be formed by a direction etch (e.g., RIE). Formation of the gate opening can expose a portion of the bottom spacer 220 on the long-channel pillar 114 between the long-channel source/drains 212 .
- the width of the gate opening can define the width of a subsequently formed gate structure, and a channel length of a channel formed in the long-channel pillar 114 .
- FIG. 23 is a cross-sectional side view showing gate sidewall spacers formed on the sidewall surfaces of the ILD layer exposed by formation of the gate opening, in accordance with an embodiment of the present invention.
- gate sidewall spacers 250 can be formed on the sidewall surfaces of the ILD layer 230 exposed by formation of the gate opening 235 , where the gate sidewall spacers 250 can be formed by a conformal deposition (e.g., ALD, PEALD) and portions of the gate sidewall spacer removed from vertical surfaces by an etch-back process.
- a conformal deposition e.g., ALD, PEALD
- the gate sidewall spacers 250 can be silicon nitride (SiN), silicon oxynitride (SiON), silicon carbonitride (SiCN), silicon oxycarbonitride (SiOCN), silicon boronitride (SiBN), silicon oxycarbide (SiOC), or combinations thereof.
- FIG. 24 is a cross-sectional side view showing a patterned protective mask layer exposing the ILD layer on the fin region and removal of the bottom spacer layer from within the gate opening, in accordance with an embodiment of the present invention.
- the portion of the bottom spacer layer 220 can be removed from the surface of the fill layer 180 at the bottom of the gate opening 235 (e.g., by RIE).
- a protective mask layer 260 (e.g., a lithography resist) can be formed and patterned on the exposed surface of the ILD layer 230 and gate sidewall spacers 250 , where one or more openings are formed in the protective mask layer 260 .
- the position of the openings can expose portions of the fin region 111 and the top surfaces of the fin templates 141 , where gate structures are to be subsequently formed on the vertical fins 112 .
- a portion of the protective mask layer 260 can be removed from the bottom of the gate opening to expose the fill layer 180 .
- FIG. 25 is a cross-sectional side view showing formation of a gate cavity adjacent to the long channel and fin gaps exposing the vertical fins by removal of portions of the ILD layer, in accordance with an embodiment of the present invention.
- the portion of the fill layer 180 material at the bottom of the gate opening 235 can be removed to form a gate cavity 187
- the portion of the ILD layer 230 adjacent to the vertical fins 112 can be removed to form fin gaps 236 , where removal can be, for example, by an isotropic wet chemical etch or dry plasma etch.
- the gate cavity 187 can be wider than the gate opening 235 to form an inverted “T” shape, where the wider “T” shape is directly above a central section of the long-channel pillar 114 .
- the fill layer 180 and the ILD layer 230 can be the same material or different materials with essentially the same etching rate and properties, so both the fill layer 180 and the ILD layer 230 can be removed by the same etching process.
- the protective mask layer 260 can be removed after formation of the gate cavity 187 and the fin gaps 236 .
- FIG. 26 is a cross-sectional side view showing a gate dielectric layer formed on the ILD layer, gate spacers, long channel, and vertical fins, in accordance with an embodiment of the present invention.
- a gate dielectric layer 270 can be formed on the exposed surfaces of the ILD layer 230 , gate sidewall spacers 250 , vertical fins 112 , and fin templates 141 , where the gate dielectric layer 270 can be conformally deposited (e.g., by ALD, PEALD, CVD).
- the gate dielectric layer 270 can be formed on the walls of the gate cavity 187 and on the sidewalls of the vertical fins 112 .
- the gate dielectric layer 270 can be an insulating dielectric layer, for example, a silicon oxide (SiO), silicon nitride (SiN), silicon oxynitride (SiON), a high-K dielectric, or a suitable combination of these materials.
- the gate dielectric layer 270 can be a high-K dielectric material that can include, but is not limited to, transition metal oxides such as hafnium oxide (e.g., HfO 2 ), hafnium silicon oxide (e.g., HfSiO 4 ), hafnium silicon oxynitride (Hf w Si x O y N z ), lanthanum oxide (e.g., La 2 O 3 ), lanthanum aluminum oxide (e.g., LaAlO 3 ), zirconium oxide (e.g., ZrO 2 ), zirconium silicon oxide(e.g., ZrSiO 4 ), zirconium silicon oxynitride (Zr w Si x O y N z ), tantalum oxide (e.g., TaO 2 , Ta 2 O 5 ), titanium oxide (e.g., TiO 2 ), barium strontium titanium oxide (e.g., BaTiO 3
- the gate dielectric layer 270 can have a thickness in the range of about 1 nm to about 4 nm, or can have a thickness in the range of about 1 nm to about 2 nm.
- FIG. 27 is a cross-sectional side view showing a gate electrode formed on the gate dielectric in the gate opening, gate cavity, and fin gaps, in accordance with an embodiment of the present invention.
- a work function layer can be formed on the exposed surfaces of the gate dielectric layer 270 , where the work function layer can be conformally deposited by ALD, PEALD, CVD, PECVD, or combinations thereof.
- a work function layer can be formed on the gate dielectric layer 270 , where the work function layer and gate dielectric layer can surround at least a portion of each of one or more vertical fin(s) 112 as a part of a gate structure.
- the work function layer can be formed on the gate dielectric layer to adjust the electrical properties of a gate electrode.
- the work function layer can be optional.
- a portion of the work function layer can be formed on the gate dielectric layer on the sidewalls of the vertical fins 112 , and fin templates 141 .
- different work function layers can be formed for the n-type FinFETs and p-type FinFETs, respectively.
- a work function layer can be a conductive nitride, including but not limited to titanium nitride (TiN), titanium aluminum nitride (TiAlN), hafnium nitride (HfN), hafnium silicon nitride (HfSiN), tantalum nitride (TaN), tantalum silicon nitride (TaSiN), tungsten nitride (WN), molybdenum nitride (MoN), niobium nitride (NbN); a conductive carbide, including but not limited to titanium carbide (TiC), titanium aluminum carbide (TiAlC), tantalum carbide (TaC), hafnium carbide (HfC); or combinations thereof.
- the work function layer 165 can include multiple layers of work function materials, for example, a work function layer can be a TiN/TiC stack.
- the work function layer can have a thickness in the range of about 1 nm to about 11 nm, or can have a thickness in the range of about 3 nm to about 5 nm.
- a gate fill layer can be formed on the gate dielectric layer and/or work function layer if present, where the gate fill layer can fill in the space between vertical fins 111 .
- the gate fill layer, gate dielectric layer, and optionally the work function layer can form a gate structure on one or more vertical fin(s) 112 , and/or long-channel pillar 114 , where the gate fill layer and work function layer can form a conductive gate electrode.
- the gate fill layer can be doped polycrystalline or amorphous silicon, germanium, silicon-germanium, a metal (e.g., tungsten, titanium, tantalum, ruthenium, zirconium, cobalt, copper, aluminum, lead, platinum, tin, silver, gold), a conducting metallic compound material (e.g., tantalum nitride, titanium nitride, tantalum carbide, titanium carbide, titanium aluminum carbide, tungsten silicide, tungsten nitride, ruthenium oxide, cobalt silicide, nickel silicide), carbon nanotube, conductive carbon, graphene, or any suitable combination of these materials.
- the conductive material may further comprise dopants that are incorporated during or after deposition.
- FIG. 28 is a cross-sectional side view showing a gate electrode with a reduced height within the gate opening and fin gaps, in accordance with an embodiment of the present invention.
- a portion of the gate electrode 280 can be removed to reduce the height of the gate electrode below the surface of the ILD layer 230 .
- a selective, isotropic etch e.g., wet etch, dry plasma etch
- the height of the gate electrode 280 can be reduced to below the top surface of the vertical fins 112 , where the reduced height gate electrode 281 can define a gate length for a FinFET.
- the gate electrode 280 can be recessed sufficiently to expose an upper section of the vertical fin(s) 112 , where about 1 ⁇ 2 to about 1 ⁇ 6 of the vertical fin(s) 112 can be exposed by recessing the gate electrode.
- the portion of the gate electrode 280 in the gate cavity 187 and the portion of the gate electrode 280 in the gate opening 235 along with the gate dielectric layer 270 can form an inverted T-shaped gate structure on the long-channel device.
- FIG. 29 is a cross-sectional side view showing exposed ILD layer surfaces, gate spacer surfaces, and vertical fins, after removal of a portion of the gate dielectric layer, in accordance with an embodiment of the present invention.
- the portion of the gate dielectric layer 270 can be removed from the horizontal surfaces of the ILD layer 230 and vertical surfaces of the gate sidewall spacers 250 and vertical fins 112 .
- FIG. 30 is a cross-sectional side view showing a top spacer formed on the exposed surfaces of the ILD layer, fin templates, and gate electrodes, in accordance with an embodiment of the present invention.
- a top spacer layer 290 can be formed on the horizontal surfaces of the ILD layer 230 , the exposed surfaces of the reduced height gate electrodes 281 , and fin templates 141 .
- the top spacer layer 290 can be formed by a directional deposition, for example, by high density plasma (HDP) depositions, gas cluster ion beam (GCIB), or combinations thereof, and material deposited on vertical surfaces removed by an isotropic etch.
- HDP high density plasma
- GCIB gas cluster ion beam
- the top spacer layer 290 can be a silicon oxide (SiO), a silicon oxycarbide (SiOC), a silicon nitride (SiN), a silicon oxynitride (SiON), a silicon carbonitride (SiCN), a silicon oxycarbonitride (SiOCN), a silicon boronitride (SiBN), a silicon borocarbide (SiBC), a silicon boro carbonitride (SiBCN), a boron carbide (BC), a boron nitride (BN), a low-K dielectric material, or a combination thereof.
- SiO silicon oxide
- SiOC silicon oxycarbide
- SiN silicon nitride
- SiON silicon carbonitride
- SiCN silicon oxycarbonitride
- SiBN silicon boronitride
- SiBC silicon borocarbide
- SiBCN silicon boro carbonitride
- BC boron carbide
- BN boro
- a low-k dielectric material can include, but not be limited to, a fluoride-doped silicon oxide (e.g., fluoride doped glass), a silicon oxycarbide (SiOC), a porous silicon oxide, a spin-on silicon based polymeric material (e.g., tetraethyl orthosilicate (TEOS), hydrogen silsesquioxane (HSQ) and methylsilsesquioxane (MSQ)), or combinations thereof.
- a fluoride-doped silicon oxide e.g., fluoride doped glass
- SiOC silicon oxycarbide
- porous silicon oxide e.g., a spin-on silicon based polymeric material (e.g., tetraethyl orthosilicate (TEOS), hydrogen silsesquioxane (HSQ) and methylsilsesquioxane (MSQ)
- TEOS tetraethyl orthosilicate
- FIG. 31 is a cross-sectional side view showing a planarization layer formed in the gate opening and fin gaps, in accordance with an embodiment of the present invention.
- a planarization layer 300 can be formed on the top spacer layer 290 , where the planarization layer 300 can be blanket deposited.
- the planarization layer 300 can be a silicon oxide (SiO), a low-K dielectric material, or a combination thereof.
- FIG. 32 is a cross-sectional side view showing the planarization layer with a reduced height and removal of the top spacer layer from the ILD layer and fin template top surfaces, in accordance with an embodiment of the present invention.
- a portion of the planarization layer 300 extending above the ILD layer 230 and the portion of the top spacer layer 290 on the fin templates 141 can be removed, for example, by a chemical-mechanical polishing (CMP) to expose the top surfaces of the fin templates 141 and the ILD layer 230 .
- CMP chemical-mechanical polishing
- a portion of the planarization layer 300 can remain in the gate opening 235 and fin gaps 236 reopened by reducing the height of the gate electrode.
- FIG. 33 is a cross-sectional side view showing spaces formed in the planarization layer by removal of the fin templates, in accordance with an embodiment of the present invention.
- the fin templates 141 can be removed by a selective etch to expose the top surfaces of the vertical fins 112 between portions of the planarization layer 300 .
- the top surfaces of the vertical fins 112 can be below the surface of the planarization layer 300 .
- FIG. 34 is a cross-sectional side view showing a source/drain mask formed on the ILD layer and a portion of the planarization layer, while exposing a portion of the planarization layer on the fin region, in accordance with an embodiment of the present invention.
- a source/drain mask 310 can be formed on the ILD layer 230 and a portion of the planarization layer 300 .
- the source/drain mask can be patterned to expose a portion of the planarization layer 300 adjacent to the vertical fins 112 on the fin region 111 .
- FIG. 35 is a cross-sectional side view showing exposed top spacer layer and upper sections of the vertical fins in a source/drain trough, in accordance with an embodiment of the present invention.
- the planarization layer 300 in the fin region 111 can be removed to form a source/drain trough 237 between portions of the ILD layer 230 .
- the sidewalls of an upper section of the vertical fins 112 can be exposed by removal of the unmasked portion of the planarization layer 300 , where the unmasked portion of the planarization layer can be removed by a selective directional etch (e.g., RIE), or a selective isotropic etch (e.g., wet chemical etch) if the ILD layer and planarization layer are different materials.
- RIE selective directional etch
- a selective isotropic etch e.g., wet chemical etch
- FIG. 36 is a cross-sectional side view showing reduced height vertical fins, in accordance with an embodiment of the present invention.
- the exposed portion of the vertical fins 112 extending above the top surface of the top spacer layer 290 can be removed, where the portion of the vertical fins 112 can be removed by a selective directional etch. Removal of a portion of the vertical fins 112 can decrease the effective gate length.
- the top spacer layer 290 can act as an etch-stop layer to protect the underlying gate structures.
- FIG. 37 is a cross-sectional side view showing a top source/drain formed on the top spacer layer and top surfaces of the vertical fins in the source/drain trough, in accordance with an embodiment of the present invention.
- a top source/drain 320 can be formed on the top spacer layer 290 and top surfaces of the vertical fins 112 in the source/drain trough 237 .
- the top source/drain 320 can be formed by epitaxial growth on single crystal vertical fins 112 .
- the epitaxial, top source/drains 320 can be formed by vapor phase epitaxy (VPE), ion beam epitaxy (IBE), ultrahigh vacuum chemical vapor deposition (UHVCVD), rapid thermal chemical vapor deposition (RTCVD), metalorganic chemical vapor deposition (MOCVD), low-pressure chemical vapor deposition (LPCVD), limited reaction processing chemical vapor deposition (LRPCVD), molecular beam epitaxy (MBE), liquid-phase epitaxy (LPE), or other suitable processes.
- VPE vapor phase epitaxy
- IBE ultrahigh vacuum chemical vapor deposition
- RTCVD rapid thermal chemical vapor deposition
- MOCVD metalorganic chemical vapor deposition
- LPCVD low-pressure chemical vapor deposition
- LPCVD limited reaction processing chemical vapor deposition
- MBE molecular beam epitaxy
- LPE liquid-phase epitaxy
- the top source/drains 320 can be suitably doped to form n-type devices (e.g., with phosphorus, arsenic, and/or antimony), or p-type devices (e.g., with boron, gallium, and/or indium).
- the top source/drains 320 can be doped in situ (i.e., during epitaxial growth), or ex situ (i.e., after growing the layer expitaxially).
- the top sources 320 can be formed by any suitable doping techniques, including but not limited to, ion implantation, gas phase doping, plasma doping, plasma immersion ion implantation, cluster doping, infusion doping, liquid phase doping, solid phase doping, etc.
- the top source/drains 320 can be highly doped, where the doping can be in the range of about 5 ⁇ 10 18 to about 1 ⁇ 10 22 , or in the range of about 5 ⁇ 10 18 to about 3 ⁇ 10 21 , or in the range of about 5 ⁇ 10 19 to about 1 ⁇ 10 21 , or in the range of about 1 ⁇ 10 21 to about 1 ⁇ 10 22 atoms/cm 3 .
- the top source/drains 320 can have a height in the range of about 20 nm to about 60 nm, or in the range of about 30 nm to about 40 nm, although other heights are also contemplated.
- FIG. 38 is a cross-sectional side view showing a capping layer formed on the top source/drain, ILD layer, and planarization layer, in accordance with an embodiment of the present invention.
- a capping layer 330 can be formed on the top source/drain 320 , ILD layer 230 , and planarization layer 300 .
- the capping layer can be blanket deposited on the exposed surfaces.
- the capping layer 330 can be silicon oxide (e.g., SiO 2 ).
- FIG. 39 is a cross-sectional side view showing a vertical transport fin field effect transistor on a first region of the substrate and a neighboring long channel device with gate and source/drain contacts on a second region of the substrate separated by an isolation region, in accordance with an embodiment of the present invention.
- electrical contacts 340 , 350 , 360 can be formed to the long-channel source/drains 212 , bottom source/drains 213 , top source/drains 320 , and reduced height gate electrodes 281 of the long-channel gate structure 283 and vertical fin gate structure 284 .
- the gate structure on the long-channel pillar 114 can be an inverted T-shaped gate structure, where the wider portion of the gate structure is directly above the channel region of a long-channel device and between the long-channel source/drains 212 .
- one or more vertical transport fin field effect transistors can be formed on the fin region 111 of the substrate 110 and one or more long-channel FETs can be formed on the adjacent long-channel region 117 of the substrate.
- the long-channel pillar 114 can be at a different elevation than the one or more vertical fins 112 .
- the one or more long-channel FETs can be below the vertical transport fin field effect transistors.
- the present embodiments can include a design for an integrated circuit chip, which can be created in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate chips or the photolithographic masks used to fabricate chips, the designer can transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly.
- the stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer.
- the photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.
- the resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form.
- the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections).
- the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
- the end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- material compounds will be described in terms of listed elements, e.g., SiGe. These compounds include different proportions of the elements within the compound, e.g., SiGe includes Si x Ge 1-x where x is less than or equal to 1, etc.
- SiGe includes Si x Ge 1-x where x is less than or equal to 1, etc.
- other elements can be included in the compound and still function in accordance with the present principles.
- the compounds with additional elements will be referred to herein as alloys.
- any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B).
- such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C).
- This can be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
- spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper,” and the like, can be used herein for ease of description to describe one element's or feature's relationship to another element(s) or feature(s) as illustrated in the FIGS. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the FIGS. For example, if the device in the FIGS. is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, the term “below” can encompass both an orientation of above and below.
- the device can be otherwise oriented (rotated 90 degrees or at other orientations), and the spatially relative descriptors used herein can be interpreted accordingly.
- a layer is referred to as being “between” two layers, it can be the only layer between the two layers, or one or more intervening layers can also be present.
Abstract
Description
- The present invention generally relates to forming a vertical transport fin field effect transistor (VT FinFET) and a long-channel field effect transistors on the same substrate, and more specifically to forming a combination of VT FinFETs and planar long-channel FETs on adjacent regions of a substrate.
- A Field Effect Transistor (FET) typically has a source, a channel, and a drain, where current flows from the source to the drain, and a gate that controls the flow of current through the channel. Field Effect Transistors (FETs) can have a variety of different structures, for example, FETs have been fabricated with the source, channel, and drain formed in the substrate material itself, where the current flows horizontally (i.e., in the plane of the substrate), and FinFETs have been formed with the channel extending outward from the substrate, but where the current also flows horizontally from a source to a drain. The channel for the FinFET can be an upright slab of thin approximately rectangular Si, commonly referred to as the fin with a gate on the fin, as compared to a metal-oxide-semiconductor field effect transistor (MOSFET) with a gate parallel with the plane of the substrate.
- Depending on the doping of the source and drain, an n-type FET (nFET) or a p-type FET (pFET) can be formed. An nFET and a pFET can be coupled to form a complementary metal oxide semiconductor (CMOS) device, where a p-channel MOSFET and n-channel MOSFET are coupled together.
- With ever decreasing device dimensions, forming the individual components and electrical contacts become more difficult. An approach is therefore needed that retains the positive aspects of traditional FET structures, while overcoming the scaling issues created by forming smaller device components, including channel lengths and gate dielectric thicknesses.
- In accordance with an embodiment of the present invention, a method of forming a vertical transport fin field effect transistor and a long-channel field effect transistor on the same substrate is provide. The method includes forming a recessed region in a substrate and a fin region adjacent to the recessed region. The method further includes forming one or more vertical fins on the fin region, where the one or more vertical fins extend away from the substrate, and forming a long-channel pillar from the substrate in the recessed region, where the long-channel pillar is at a different elevation than the one or more vertical fins. The method further includes forming two or more long-channel source/drain plugs on the long-channel pillar, and forming a bottom source/drain plug in the fin region, where the bottom source/drain plug is below the one or more vertical fins. The method further includes forming a gate structure on the long-channel pillar and a gate structure on the one or more vertical fins, and forming a top source/drain on the top surface of the one or more vertical fins, where the top source/drain is in the fin region.
- In accordance with another embodiment of the present invention, a method of forming a vertical transport fin field effect transistor and a long-channel field effect transistor on the same substrate is provide. The method includes forming a recessed region in a substrate and a fin region adjacent to the recessed region. The method further includes forming one or more vertical fins on the fin region, where the one or more vertical fins extend away from the substrate. The method further includes forming a long-channel pillar from the substrate in the recessed region, wherein the top surface of the long-channel pillar is below the bottom of the one or more vertical fins, and forming a gate structure on the long-channel pillar, wherein the gate structure on the long-channel pillar has an inverted “T” shape directly above a central section of the long-channel pillar. The method further includes forming a gate structure on the one or more vertical fins.
- In accordance with yet another embodiment of the present invention, a vertical transport fin field effect transistor and a long-channel field effect transistor on the same substrate is provided. The vertical transport fin field effect transistor and long-channel field effect transistor includes one or more vertical fins on a fin region of a substrate, where the one or more vertical fins extend away from the substrate, a long-channel pillar on a recessed region of the substrate, where the recessed region is adjacent to the fin region, and the long-channel pillar is at a different elevation than the one or more vertical fins, a bottom source/drain on the fin region below the one or more vertical fins, two or more long-channel source/drains on the long-channel pillar, a gate structure on the long-channel pillar, a gate structure on the one or more vertical fins; and a top source/drain on the top surface of the one or more vertical fins, where the top source/drain is in the fin region.
- These and other features and advantages will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.
- The following description will provide details of preferred embodiments with reference to the following figures wherein:
-
FIG. 1 is a cross-sectional side view showing a substrate, in accordance with an embodiment of the present invention; -
FIG. 2 is a cross-sectional side view showing a template layer at the surface of the substrate and a masking layer on the template layer, in accordance with an embodiment of the present invention; -
FIG. 3 is a cross-sectional side view showing a patterned masking layer and template layer on a portion of the surface of the substrate, in accordance with an embodiment of the present invention; -
FIG. 4 is a cross-sectional side view showing a recessed region and a delineating trench setting off a fin region on the substrate, in accordance with an embodiment of the present invention; -
FIG. 5 is a cross-sectional side view showing a fin mask layer and fin template layer formed on the bottom surface of the recessed region, and fin templates and fin mask segments patterned from the fin template layer and fin mask layer formed on the top surface of the fin region, in accordance with an embodiment of the present invention; -
FIG. 6 is a cross-sectional side view showing a plurality of vertical fins formed from a portion of the fin region, and an exposed bottom surface of the recessed region, in accordance with an embodiment of the present invention; -
FIG. 7 is a cross-sectional side view showing a sacrificial layer that fills in the recessed region and gaps between the vertical fins formed on the substrate, in accordance with an embodiment of the present invention; -
FIG. 8 is a cross-sectional side view showing a cover layer formed and patterned on the sacrificial layer, and a series of channels formed in the sacrificial layer to the substrate surface, in accordance with an embodiment of the present invention; -
FIG. 9 is a cross-sectional side view showing the sacrificial layer exposed after removal of the patterned cover layer, in accordance with an embodiment of the present invention; -
FIG. 10 is a cross-sectional side view showing two segregating trenches formed in the substrate, and the delineating trench extended further into the substrate, in accordance with an embodiment of the present invention; -
FIG. 11 is a cross-sectional side view showing a segregating trench on opposite sides of a long-channel region, after removal of the sacrificial layer, where a segregating trench separates the long-channel region from the fin region, in accordance with an embodiment of the present invention; -
FIG. 12 is a cross-sectional side view showing a fill layer in the segregating trenches and covering the long-channel region, in accordance with an embodiment of the present invention; -
FIG. 13 is a cross-sectional side view showing a patterned resist layer formed on an organic planarization layer and the fill layer that provides exposed portions of the fill layer surface, in accordance with an embodiment of the present invention; -
FIG. 14 is a cross-sectional side view showing access passages formed in the fill layer to the long-channel region, in accordance with an embodiment of the present invention; -
FIG. 15 is a cross-sectional side view showing liners formed on the vertical surfaces of the access passages and sidewalls of the vertical fins, in accordance with an embodiment of the present invention; -
FIG. 16 is a cross-sectional side view showing source/drain troughs formed in the long-channel region and adjacent to the vertical fins, in accordance with an embodiment of the present invention; -
FIG. 17 is a cross-sectional side view showing bottom source/drain plugs formed in the source/drain troughs adjacent to the vertical fins, and long-channel source/drain plugs formed in the source/drain troughs in the long-channel region, in accordance with an embodiment of the present invention; -
FIG. 18 is a cross-sectional side view showing a bottom source/drain and extension region formed below the vertical fins and long-channels source/drains formed in the long-channel pillar, after heat treatment, in accordance with an embodiment of the present invention; -
FIG. 19 is a cross-sectional side view showing a bottom spacer layer formed on the horizontal surfaces of the long-channels source/drains, fill layer, and fin templates, in accordance with an embodiment of the present invention; -
FIG. 20 is a cross-sectional side view showing an interlayer dielectric (ILD) layer formed on the bottom spacer layer and vertical fins, in accordance with an embodiment of the present invention; -
FIG. 21 is a cross-sectional side view showing a patterned gate mask layer formed on the ILD layer after reducing the height, in accordance with an embodiment of the present invention; -
FIG. 22 is a cross-sectional side view showing a gate opening formed in the ILD layer, in accordance with an embodiment of the present invention; -
FIG. 23 is a cross-sectional side view showing gate sidewall spacers formed on the sidewall surfaces of the ILD layer exposed by formation of the gate opening, in accordance with an embodiment of the present invention; -
FIG. 24 is a cross-sectional side view showing a patterned protective mask layer exposing the ILD layer on the fin region and removal of the bottom spacer layer from within the gate opening, in accordance with an embodiment of the present invention; -
FIG. 25 is a cross-sectional side view showing formation of a gate cavity adjacent to the long channel and fin gaps exposing the vertical fins by removal of portions of the ILD layer, in accordance with an embodiment of the present invention; -
FIG. 26 is a cross-sectional side view showing a gate dielectric layer formed on the ILD layer, gate spacers, long channel, and vertical fins, in accordance with an embodiment of the present invention; -
FIG. 27 is a cross-sectional side view showing a gate electrode formed on the gate dielectric in the gate opening, gate cavity, and fin gaps, in accordance with an embodiment of the present invention; -
FIG. 28 is a cross-sectional side view showing a gate electrode with a reduced height within the gate opening and fin gaps, in accordance with an embodiment of the present invention; -
FIG. 29 is a cross-sectional side view showing exposed ILD layer surfaces, gate spacer surfaces, and vertical fins, after removal of a portion of the gate dielectric layer, in accordance with an embodiment of the present invention; -
FIG. 30 is a cross-sectional side view showing a top spacer formed on the exposed surfaces of the ILD layer, fin templates, and gate electrodes, in accordance with an embodiment of the present invention; -
FIG. 31 is a cross-sectional side view showing a planarization layer formed in the gate opening and fin gaps, in accordance with an embodiment of the present invention; -
FIG. 32 is a cross-sectional side view showing the planarization layer with a reduced height and removal of the top spacer layer from the ILD layer and fin template top surfaces, in accordance with an embodiment of the present invention; -
FIG. 33 is a cross-sectional side view showing spaces formed in the planarization layer by removal of the fin templates, in accordance with an embodiment of the present invention; -
FIG. 34 is a cross-sectional side view showing a source/drain mask formed on the ILD layer and a portion of the planarization layer, while exposing a portion of the planarization layer on the fin region, in accordance with an embodiment of the present invention; -
FIG. 35 is a cross-sectional side view showing exposed top spacer layer and upper sections of the vertical fins in a source/drain trough, in accordance with an embodiment of the present invention; -
FIG. 36 is a cross-sectional side view showing reduced height vertical fins, in accordance with an embodiment of the present invention; -
FIG. 37 is a cross-sectional side view showing a top source/drain formed on the top spacer layer and top surfaces of the vertical fins in the source/drain trough, in accordance with an embodiment of the present invention; -
FIG. 38 is a cross-sectional side view showing a capping layer formed on the top source/drain, ILD layer, and planarization layer, in accordance with an embodiment of the present invention; and -
FIG. 39 is a cross-sectional side view showing a vertical transport fin field effect transistor on a first region of the substrate and a neighboring long channel device with gate and source/drain contacts on a second region of the substrate separated by an isolation region, in accordance with an embodiment of the present invention. - Embodiments of the present invention relate generally to forming vertical transport fin field effect transistors (VT FinFETs) on the same substrate with planar long-channel field effect devices, where long-channel FETs can be used for CMOS technology and analog applications. Forming VT FinFETs alone on a substrate restricts the devices and circuits constructed because, due to their intrinsic vertical structure, long-channel and short-channel VT FinFETs cannot presently be processed together on the same substrate.
- Embodiments of the present invention also relates generally to integrating a planar long-channel FET with s short-channel VT FinFET on the same substrate, where the planar long-channel FET and short-channel VT FinFET can be adjacent to each other.
- Embodiments of the present invention also relates generally to forming planar long-channel FETs with short-channel VT FinFETs on the same substrate using shared processing steps that shorten the fabrication process. The gate structures can be formed on the planar long-channel FETs and short-channel VT FinFETs at the same time using the same processing steps.
- Exemplary applications/uses to which the present invention can be applied include, but are not limited to: fabrication of Complementary metal-oxide-semiconductor (CMOS) devices for logic circuits (e.g., NAND, NOR, XOR, etc.), high speed memory (e.g., SRAM), and application specific integrated circuits (ASICs).
- In various embodiments, the materials and layers can be deposited by physical vapor deposition (PVD), chemical vapor deposition (CVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), or any of the various modifications thereof, for example, plasma-enhanced chemical vapor deposition (PECVD), metal-organic chemical vapor deposition (MOCVD), low pressure chemical vapor deposition (LPCVD), flowable chemical vapor deposition (FCVD), electron-beam physical vapor deposition (EB-PVD), and plasma-enhanced atomic layer deposition (PEALD). The depositions can be epitaxial processes, and the deposited material can be crystalline. In various embodiments, formation of a layer can be by one or more deposition processes, where, for example, a conformal layer may be formed by a first process (e.g., ALD, PEALD, etc.) and a fill may be formed by a second process (e.g., CVD, electrodeposition, PVD, etc.).
- It is to be understood that the present invention will be described in terms of a given illustrative architecture; however, other architectures, structures, substrate materials and process features and steps can be varied within the scope of the present invention.
- It should be noted that certain features may not be shown in all figures for the sake of clarity. This is not intended to be interpreted as a limitation of any particular embodiment, or illustration, or scope of the claims.
- Reference to source/drain projections, layers, regions, etc., is intended to indicate that the particular device feature can be implemented as a source or a drain except as expressly indicated otherwise. In addition, the role of source and drain for an active device can in some instances be reversed, so a previously indicated drain may instead be a source and vice versa. Reference to a source/drain is, therefore, intended to encompass the broadest reasonable scope of the term.
- Referring now to the drawings in which like numerals represent the same or similar elements and initially to
FIG. 1 , a cross-sectional side view of a substrate is shown, in accordance with an embodiment of the present invention. - In one or more embodiments, a
substrate 110 can be a semiconductor or an insulator with an active surface semiconductor layer. The substrate can include a carrier layer that provides mechanical support for other layers of the substrate. The substrate can include crystalline, semi-crystalline, microcrystalline, or amorphous regions. The substrate can be essentially (i.e., except for contaminants) a single element (e.g., silicon), primarily (i.e., with doping) of a single element, for example, silicon (Si) or germanium (Ge), and/or the substrate can include a compound, for example, Al2O3, SiO2, GaAs, SiC, Si:C, or SiGe. The substrate can also have multiple material layers, for example, a semiconductor-on-insulator substrate (SeOI), such as a silicon-on-insulator substrate (SOI), germanium-on-insulator substrate (GeOI), or silicon-germanium-on-insulator substrate (SGOI). The substrate can also have other layers forming the substrate, including high-k oxides and/or nitrides. Other semiconductor devices and features, such as shallow trench isolation (STI) regions, may already be formed on the substrate. - In one or more embodiments, the
substrate 110 can be a silicon wafer. In various embodiments, the substrate can be a single crystal silicon (Si), silicon germanium (SiGe), or III-V semiconductor (e.g., GaAs) wafer, or have a single crystal silicon (Si), silicon germanium (SiGe), or III-V semiconductor (e.g., GaAs) surface/active layer. -
FIG. 2 is a cross-sectional side view showing a template layer at the surface of the substrate and a masking layer on the template layer, in accordance with an embodiment of the present invention. - In one or more embodiments, a
template layer 120 can be formed on the surface of thesubstrate 110, where thetemplate layer 120 can be blanket deposited on thesubstrate 110. Thetemplate layer 120 can be formed by CVD, PECVD, PVD, as well as combinations thereof. Thetemplate layer 120 can be a hardmask that can be patterned to cover and expose different regions of thesubstrate 110. - In various embodiments, the
template layer 120 can be silicon oxide (SiO), silicon nitride (SiN), silicon oxynitride (SiON), silicon carbonitride (SiCN), silicon boronitride (SiBN), silicon carbide (SiC), silicon borocarbide (SiBC), silicon boro carbonitride (SiBCN), boron carbide (BC), boron nitride (BN), or combinations thereof, where thetemplate layer 120 may include one or more layers. - In one or more embodiments, the
template layer 120 can be formed to a thickness in the range of about 10 nm to about 100 nm, or in the range of about 30 nm to about 70 nm, although other thicknesses are also contemplated. - In one or more embodiments, a
masking layer 130 can be formed on thetemplate layer 120. Themasking layer 130 can be a softmask, for example, an organic lithography layer, or an extreme ultra violet lithography (EUVL) material, that can be patterned and developed to expose a portion of theunderlying template layer 120. In one or more embodiments, themasking layer 130 can be a positive or negative resist material, for example, Poly(methyl methacrylate) (PMMA) or SU-8, or an electron-beam (e-beam) cured material, for example, hydrogen silsesquioxane (HSQ) that can be suitably patterned. In various embodiments, themasking layer 130 can be spun on, deposited by CVD or low pressure CVD (LPCVD). -
FIG. 3 is a cross-sectional side view showing a patterned masking layer and template layer on a portion of the surface of the substrate, in accordance with an embodiment of the present invention. - In one or more embodiments, the
masking layer 130 can be patterned and developed to expose portions of theunderlying template layer 120, where the masking layer can be patterned to expose thetemplate layer 120 over a portion of the substrate predetermined to have long-channel devices formed thereon. - In one or more embodiments, the exposed portions of the
template layer 120 can be removed to expose underlying portions of thesubstrate 110, where the substrate material can be removed, for example, by a directional etch (e.g., a reactive ion etch (RIE)). -
FIG. 4 is a cross-sectional side view showing a recessed region and a delineating trench setting off a fin region on the substrate, in accordance with an embodiment of the present invention. - In one or more embodiments, a recessed
region 115 can be formed in thesubstrate 110, whereas afin region 111 can remain. The recessedregion 115 andfin region 111 can be formed by removing predetermined portions of the substrate material on one or more sides of thefin region 111. A delineatingtrench 116 can be formed on one or more sides of thefin region 111 that do not have a recessedregion 115 and are not predetermined to have subsequently formed long-channel devices. Thefin region 111 can be an island formed from the substrate that is surrounded by recessed region(s) and delineating trench(es) 116. The recessed region(s) 115 and delineating trench(es) 116 can physically and electrically separate bottom source/drains of individual VT FinFET devices from other neighboring VT FinFET devices and planar long-channel devices. - In one or more embodiments, a recessed
region 115 can be formed to a depth, D1, by removing a portion of thesubstrate 110. The depth, D1, can be greater than an intended height of one or more vertical fins and bottom source/drain region(s) formed from thefin region 111. In various embodiments, the depth, D1, can be in the range of about 20 nm to about 100 nm, or in the range of about 25 nm to about 75 nm, or in the range of about 30 nm to about 50 nm, although other depths are also contemplated. The delineatingtrench 116 can be formed to the same depth, D1, as the recessedregion 115, where the delineatingtrench 116 and recessedregion 115 are formed at the same time. The delineatingtrench 116 and/or recessedregion 115 can be formed by a directional etching process (e.g., RIE). - In one or more embodiments, the recessed
region 115 can have a length in the range of about 100 nm to about 2500 nm, or in the range of about 0.5 micron to about 2 microns, or in the range of about 1 micron to about 2 microns. The recessedregion 115 can have a width (i.e., into the plane of the figure) in the range of about 20 nm to about 5000 nm, or in the range of about 1 micron to about 2 microns. The recessedregion 115 can have a surface area in the range of about 2,000 nm2 to about 12,500,000 nm2, or about 10,000 nm2 to about 1,000,000 nm2, although other dimensions are also contemplated. - In one or more embodiments, the
fin region 111 can have a width in the range of about 20 nm to about 800 nm, or in the range of about 40 nm to about 500 nm. Thefin region 111 can have a length (i.e., into the plane of the figure) in the range of about 20 nm to about 200 nm, or in the range of about 30 nm to about 100 nm. Thefin region 115 can cover a larger area of the substrate than the recessedregion 115. In various embodiments, a plurality of vertical fins can be formed in afin region 111, where each fin region can be used to form a single, multi-fin, VT FinFET. -
FIG. 5 is a cross-sectional side view showing a fin mask layer and fin template layer formed on the bottom surface of the recessed region, and fin templates and fin mask segments patterned from the fin template layer and fin mask layer formed on the top surface of the fin region, in accordance with an embodiment of the present invention. - In one or more embodiments, the
masking layer 130 andtemplate layer 120 can be removed from the top surface of thefin region 111, where themasking layer 130 andtemplate layer 120 can be removed using selective isotropic etches (e.g., wet chemical etches) to expose the substrate material of thefin region 111. - In one or more embodiments, a
fin template layer 140 can be formed on the surface of the recessedregion 115 andfin region 111, where thefin template layer 140 can be blanket deposited on the exposed surfaces. Thefin template layer 140 can be formed by CVD, PECVD, PVD, as well as combinations thereof. Thefin template layer 140 can be a hardmask that can be patterned to cover and expose different regions of the recessedregion 115 andfin region 111. - In various embodiments, the
fin template layer 140 can be silicon oxide (SiO), silicon nitride (SiN), silicon oxynitride (SiON), silicon carbonitride (SiCN), silicon boronitride (SiBN), silicon carbide (SiC), silicon borocarbide (SiBC), silicon boro carbonitride (SiBCN), boron carbide (BC), boron nitride (BN), or combinations thereof, where thefin template layer 140 may include one or more layers. - In one or more embodiments, a
template masking layer 150 can be formed on thefin template layer 140. Thetemplate masking layer 150 can be a softmask, for example, an organic lithography layer, or an extreme ultra violet lithography (EUVL) material, that can be patterned and developed to expose a portion of the underlyingfin template layer 140. In one or more embodiments, thetemplate masking layer 150 can be a positive or negative resist material, for example, Poly(methyl methacrylate) (PMMA) or SU-8, or an electron-beam (e-beam) cured material, for example, hydrogen silsesquioxane (HSQ) that can be suitably patterned. In various embodiments,template masking layer 150 can be spun on, deposited by CVD or low pressure CVD (LPCVD). - In one or more embodiments, the
template masking layer 150 can be patterned and developed to formtemplate mask segments 151 on thefin template layer 140, where thetemplate mask segments 151 cover portions of thefin template layer 140 and expose other portions of the fin template layer. A portion of the template masking layer can remain on the recessedregion 115. - In one or more embodiments, the exposed portions of the
fin template layer 140 can be removed by wet etching or by a dry plasma etching, where the dry plasma etch can be a directional reactive ion etch (RIE). Removal of the exposed portions of thefin template layer 140 can form one ormore fin templates 141 below thetemplate mask segments 151, and expose underlying portions of thefin region 111. Thefin templates 141 can be used to transfer a fin pattern to the material of thefin region 111. -
FIG. 6 is a cross-sectional side view showing a plurality of vertical fins formed from a portion of the fin region, and an exposed bottom surface of the recessed region, in accordance with an embodiment of the present invention. - In one or more embodiments, once the
fin templates 141 are formed, a directional etch (e.g., RIE) can be used to remove exposed portions of thefin region 111 between and/or around thefin templates 141 to form one or morevertical fins 112 on theunderlying substrate 110. - In one or more embodiments, fin trenches can be formed in the
fin region 111 to a depth in the range of about 30 nm to about 90 nm, or in the range of about 30 nm to about 50 nm, or about 45 nm, where the vertical fin(s) 112 formed in thefin region 111 can have a resulting height, Hi, equal to the depth of the fin trench. The vertical fin(s) 112 can have a straight profile or a tapered profile with a width at the base greater than the width at the top, where the one or more vertical fins extend away from the substrate. - In various embodiments, the depth of etching the
vertical fins 112 can be less than the depth, D1, forming the recessedregion 115, such that a section of thefin region 111 having a height, H2, remains between the base of thevertical fins 112 and the surface of the recessedregion 115. In various embodiments, the height, H2, can be in the range of about 10 nm to about 50 nm, or in the range of about 15 nm to about 35 nm. The height, H2, plus the height, H1, can equal the depth, D1, (D1=H1+H2). - In other embodiments, the recessed
region 115 andvertical fins 112 and fin trenches can be formed at the same time to an initial depth equal to H1. Thevertical fins 112 andfin region 111 can be masked, and a subsequent etch of the recessedregion 115 can increase the depth of the recessedregion 115 to the final depth, D1, while forming the portion of the fin region with height, H2, below thevertical fins 112. - In one or more embodiments, a plurality of
vertical fins 112 can be formed by a sidewall image transfer (SIT) process, self-aligned double patterning (SADP) process, or self-aligned quadruple patterning (SAQP) process, to provide a tight pitch betweenvertical fins 111. In various embodiments, a direct print can be used to provide thefin templates 141 from thefin template layer 140. Immersion Lithography can direct print down to about 78 nm pitch. Extreme ultraviolet lithography (also known as EUV or EUVL), considered a next-generation lithography technology using an extreme ultraviolet (EUV) wavelength, can direct print down to a pitch smaller than 50 nm. Self-aligned double patterning (SADP) can achieve down to about 40 nm to 60 nm fin pitch. Self-aligned quadruple patterning (SAQP) may be used to go down to below 40 nm fin pitch. While the figures illustrate a direct-write process, this is for descriptive purposes, since these other processes are also contemplated, and the scope of the claims and invention should not be limited to the particular illustrated features. -
FIG. 7 is a cross-sectional side view showing a sacrificial layer that fills in the recessed region and gaps between the vertical fins formed on the substrate, in accordance with an embodiment of the present invention. - In one or more embodiments, a
sacrificial layer 160 can be formed on the recessedregion 115,template mask segments 151,fin templates 141,vertical fins 112, andfin region 111. Thesacrificial layer 160 can extend above the top surfaces of thetemplate mask segments 151 and fill the delineatingtrench 116 on one or more sides of thefin region 111. - In one or more embodiments, the
sacrificial layer 160 can be can be amorphous silicon (a-Si), poly-silicon (p-Si), amorphous carbon (a-C), silicon-germanium (SiGe), an organic planarization layer (OPL), silicon oxide (SiO), silicon nitride (SiN), or suitable combinations thereof. - In one or more embodiments, the
sacrificial layer 160 can be formed by CVD, PECVD, PVD, a spin-on process, or combinations thereof, where thesacrificial layer 160 can be blanket deposited on thesubstrate 110. -
FIG. 8 is a cross-sectional side view showing a cover layer formed and patterned on the sacrificial layer, and a series of channels formed in the sacrificial layer to the substrate surface, in accordance with an embodiment of the present invention. - In one or more embodiments, a
cover layer 170 can be formed on thesacrificial layer 160. Thecover layer 170 can be a softmask, for example, an organic lithography layer, or an extreme ultra violet lithography (EUVL) material, that can be patterned and developed to expose a portion of the underlyingsacrificial layer 160. In one or more embodiments, thecover layer 170 can be a positive or negative resist material, for example, Poly(methyl methacrylate) (PMMA) or SU-8, or an electron-beam (e-beam) cured material, for example, hydrogen silsesquioxane (HSQ) that can be suitably patterned. In various embodiments, thecover layer 170 can be spun on, deposited by CVD or low pressure CVD (LPCVD). - In one or more embodiments, the
cover layer 170 can be patterned and developed to expose a portion of thesacrificial layer 160 adjacent to and/or on opposite sides of the remaining portion of thefin region 111. The opening in the cover layer can have a predetermined width that can define a subsequently formed isolation region between thefin region 111 and the long-channel region 115. - In one or more embodiments, one or
more channels 165 can be formed in thesacrificial layer 160, where the channels can extend down to the surface of the substrate. Channels can be formed over the recessedregions 115 and the delineatingtrenches 116, where the sidewalls of the fin region can be exposed by formation of thechannels 165. In various embodiments, the channels can be formed by a directional, selective etch (e.g., RIE). - In one or more embodiments, two or
more channels 165 can be formed in a recessedregion 115 to define a long-channel region. -
FIG. 9 is a cross-sectional side view showing the sacrificial layer exposed after removal of the patterned cover layer, in accordance with an embodiment of the present invention. - In one or more embodiments, the
cover layer 170 can be removed from thesacrificial layer 160, for example, using chemical stripping, ashing, or an isotropic wet etch. -
FIG. 10 is a cross-sectional side view showing two segregating trenches formed in the substrate, and the delineating trench extended further into the substrate, in accordance with an embodiment of the present invention. - In one or more embodiments, two or
more segregating trenches 118 can be formed in the recessedregion 115 by removing portions of thesubstrate 110 exposed at the bottom ofchannels 165. The segregatingtrenches 118 can be formed by a selective directional etch (e.g., RIE), where the width of the segregatingtrenches 118 can be determined by the widths of thechannels 165. Formation of the segregatingtrenches 118 can form a long-channel pillar 114 from thesubstrate 110. Formation of a segregatingtrench 118 between the long-channel pillar 114 andfin region 111 can provide for an isolation region between a long-channel device and a VT FinFET device. The depth of the delineating trench(es) 116 can be extended further into thesubstrate 110 to form segregating trench(es) 118 below the level of the top surface of a long-channel pillar 114. - In one or more embodiments, the segregating
trenches 118 can be formed to a depth, D2, in the range of about 5 nm to about 50 nm, or in the range of about 10 nm to about 40 nm, although other depths are also contemplated. The depth, D2, of the segregatingtrenches 118 can define a height of the long-channel pillar 114. In various embodiments, segregatingtrenches 118 may not be formed, and a planar long-channel device may be formed in the surface of the substrate in the recessedregion 115. - In various embodiments, the long-
channel pillar 114 can have a length in the range of about 100 nm to about 600 nm, or in the range of about 150 nm to about 500 nm, although other dimensions are also contemplated. The length of the long-channel pillar 114 can provide a channel length for a planar long-channel FET device. The long-channel pillar 114 can have a width (i.e., into the plane of the figure) in the range of about 20 nm to about 5000 nm, or in the range of about 50 nm to about 1000 nm, although other dimensions are also contemplated. The long-channel pillar 114 can be suitably dimensioned to form a plurality of long-channel field effect devices in the recessedregion 115. - Formation of the
channels 165 and segregatingtrenches 118 can leave asacrificial layer block 161 on each of the long-channel pillar(s) 114 andfin region 111. -
FIG. 11 is a cross-sectional side view showing a segregating trench on opposite sides of a long-channel region, after removal of the sacrificial layer, where a segregating trench separates the long-channel region from the fin region, in accordance with an embodiment of the present invention. - In one or more embodiments, the
sacrificial layer 160 and/or sacrificial layer blocks 161 can be removed to expose the long-channel pillar 114,vertical fins 112, andfin region 111. Thesacrificial layer 160 and/or sacrificial layer blocks 161 can be removed using a selective isotropic etch (e.g., wet chemical etch, dry plasma etch, etc.). A segregatingtrench 118 can be on opposite sides of a long-channel region 117, after removal of thesacrificial layer 160 and sacrificial layer blocks 161, where a segregatingtrench 118 can separate the long-channel region 117 from thefin region 111. A segregatingtrench 118 can isolate thefin region 111 from other neighboring regions. - In one or more embodiments, the
template mask segments 151 can be removed from thefin templates 141, where a selective isotropic etch can be used. - In one or more embodiments, the top surface of the long-
channel pillar 114 is below the bottom of thevertical fins 112 and top surface of thevertical fin block 113. -
FIG. 12 is a cross-sectional side view showing a fill layer in the segregating trenches and covering the long-channel region, in accordance with an embodiment of the present invention. - In one or more embodiments, a
fill layer 180 can be formed on thesubstrate 110, where thefill layer 180 can cover the long-channel pillar 114,vertical fins 112, andfin templates 141. Thefill layer 180 can be blanket deposited, for example, by flowable CVD, high aspect ratio process (HARP), PVD, or combinations thereof, where the thickness of thefill layer 180 can extend above the top surface of thefin templates 141. Thefill layer 180 can be etched back (e.g., by RIE or wet etch) after formation to expose thevertical fins 112 and the top surface of thevertical fin block 113 infin region 111, wherein at least a portion of thefill layer 180 can remain in the segregatingtrenches 118 and on the long-channel pillar 114. In various embodiments, thefill layer 180 can be an insulating, dielectric material, including, but not limited to silicon oxide (SiO), silicon oxy carbide (SiOC), silicon oxynitride (SiON), and combinations thereof. -
FIG. 13 is a cross-sectional side view showing a patterned resist layer formed on an organic planarization layer and the fill layer that provides exposed portions of the fill layer surface, in accordance with an embodiment of the present invention. - In one or more embodiments, an organic planarization layer (OPL) 189 can be formed on the remaining portions of the
fill layer 180 and exposed surface of thevertical fin block 113. - In one or more embodiments, a resist
layer 190 can be formed and patterned on theOPL 189 and filllayer 180, where the resist layer can be an organic lithography layer or an extreme ultra violet lithography (EUVL) material, that can be patterned and developed to expose a portion of theunderlying OPL 189. In various embodiments, the resistlayer 190 can be patterned and developed to expose a portion of theOPL 189 above the long-channel pillar 114. The position of openings in the resist layer can be above predetermined locations of source/drains on the long-channel devices. -
FIG. 14 is a cross-sectional side view showing access passages formed in the fill layer to the long-channel region, in accordance with an embodiment of the present invention. - In one or more embodiments,
access passages 185 can be formed in theOPL 189 and filllayer 180, where theaccess passages 185 can be formed by a directional etching process (e.g., RIE). Theaccess passages 185 can be configured and dimensioned to be the size, shape, and location of source/drains to be formed on the long-channel pillar 114. A portion of the long-channel pillar 114 can be exposed at the bottom of anaccess passage 185. The distance between twoaccess passages 185 can define a channel length for a long-channel device. -
FIG. 15 is a cross-sectional side view showing liners formed on the vertical surfaces of the access passages and sidewalls of the vertical fins, in accordance with an embodiment of the present invention. - In one or more embodiments, the resist
layer 190 andOPL 189 can be removed after formation of theaccess passages 185 to expose the surface of thefill layer 180 andfin region 111. A portion of thefill layer 180 can remain in the segregatingtrenches 118, where the fill layer filled segregatingtrenches 118 can form isolation regions adjacent to and/or between the long-channel pillar 114 andfin region 111. - In one or more embodiments, a
liner 200 can be formed on thefill layer 180, including on the walls of theaccess passages 185, and on the exposed surface of the long-channel pillar 114 at the bottom of theaccess passages 185. Theliner 200 can be formed by a conformal deposition, for example, ALD, PEALD, and combinations thereof, where the liner is formed on the exposed surfaces. The portions of theliner 200 can be removed from horizontal surfaces by a directional etching process (e.g., RIE), while leaving portions of theliner 200 on vertical surfaces, including the sidewalls of theaccess passages 185 and the sidewalls of thevertical fins 112 andfin templates 141. - In one or more embodiments, the
liner 200 can be silicon nitride (SiN), silicon oxynitride (SiON), silicon oxycarbide (SiOC), silicon carbonitride (SiCN), silicon oxycarbonitride (SiOCN), silicon boronitride (SiBN), silicon carbide (SiC), silicon borocarbide (SiBC), silicon boro carbonitride (SiBCN), boron carbide (BC), boron nitride (BN), or combinations thereof. - In various embodiments, the
liners 200 can prevent the vertical fin sidewalls from providing a surface for expitaxial growth of source/drain material, so formation of source/drains is restricted to the exposed surfaces at the bottom ofaccess passages 185 and source/drain troughs 119. Theliners 200 can act as additional gate spacers to physically and electrically separate conductive gate electrodes from source/drain contacts. -
FIG. 16 is a cross-sectional side view showing source/drain troughs formed in the long-channel region and adjacent to the vertical fins, in accordance with an embodiment of the present invention. - In one or more embodiments, source/
drain troughs 119 can be formed in thechannel pillar 114 and in thevertical fin block 113 in thefin region 111 adjacent to thevertical fins 112. The source/drain troughs 119 can be formed by directional, selective etching (e.g., RIE), in which the source/drain troughs 119 in the long-channel pillar 114 and in thevertical fin block 113 can be formed at the same time with the same directional etching step. The source/drain troughs 119 can be utilized to form source/drains on both the long-channel device and vertical FinFET device. - In one or more embodiments, the source/
drain troughs 119 can be formed to a depth, D3, in the range of about 10 nm to about 80 nm, or in the range of about 20 nm to about 60 nm, where D3 can be less than the height of the long-channel pillar 114 defined by the depth, D2, of the segregatingtrenches 118. -
FIG. 17 is a cross-sectional side view showing bottom source/drain plugs formed in the source/drain troughs adjacent to the vertical fins, and long-channel source/drain plugs formed in the source/drain troughs in the long-channel region, in accordance with an embodiment of the present invention. - In one or more embodiments, long-channel source/drain plugs 210 can be formed in the source/
drain troughs 119 in the long-channel pillar 114. The long-channel source/drain plugs 210 can be formed by epitaxial growth on single crystal long-channel pillar 114 material, where the long-channel source/drain plugs 210 can be single crystal. In various embodiments, the epitaxial, long-channel source/drain plugs 210 can be formed by vapor phase epitaxy (VPE), ion beam epitaxy (IBE), ultrahigh vacuum chemical vapor deposition (UHVCVD), rapid thermal chemical vapor deposition (RTCVD), metalorganic chemical vapor deposition (MOCVD), low-pressure chemical vapor deposition (LPCVD), limited reaction processing chemical vapor deposition (LRPCVD), molecular beam epitaxy (MBE), liquid-phase epitaxy (LPE), or other suitable processes. - In various embodiments, the long-channel source/drain plugs 210 can be highly doped, where the doping can be in the range of about 5×1018 to about 1×1022, or in the range of about 5×1018 to about 3×1021, or in the range of about 5×1019 to about 1×1021, or in the range of about 1×1021 to about 1×1022 atoms/cm3.
- In one or more embodiments, bottom source/drain plugs 211 can be formed in the source/
drain troughs 119 adjacent to thevertical fins 112. The bottom source/drain plugs 211 can be formed by epitaxial growth onsingle crystal substrate 110 material in thefin region 111, where the bottom source/drain plugs 211 can be single crystal. In various embodiments, the epitaxial, bottom source/drain plugs 211 can be formed by vapor phase epitaxy (VPE), ion beam epitaxy (IBE), ultrahigh vacuum chemical vapor deposition (UHVCVD), rapid thermal chemical vapor deposition (RTCVD), metalorganic chemical vapor deposition (MOCVD), low-pressure chemical vapor deposition (LPCVD), limited reaction processing chemical vapor deposition (LRPCVD), molecular beam epitaxy (MBE), liquid-phase epitaxy (LPE), or other suitable processes. The bottom source/drain plugs 211 and long-channel source/drain plugs 210 can be grown to a predetermined thickness. - In various embodiments, the bottom source/drain plugs 211 can be highly doped, where the doping can be in the range of about 5×1018 to about 1×1022, or in the range of about 5×1018 to about 3×1021, or in the range of about 5×1019 to about 1×1021, or in the range of about 1×1021 to about 1×1022 atoms/cm3.
- In one or more embodiments, the bottom source/drain plugs 211 and long-channel source/drain plugs 210 can be suitably doped to form n-type devices (e.g., with phosphorus, arsenic, and/or antimony), or p-type devices (e.g., with boron, gallium, and/or indium). The bottom source/drain plugs 211 and long-channel source/drain plugs 210 can be doped in situ (i.e., during epitaxial growth), or ex situ (i.e., after growing the layer expitaxially). In various embodiments, the bottom source/drain plugs 211 and long-channel source/drain plugs 210 can be formed by any suitable doping techniques, including but not limited to, ion implantation, gas phase doping, plasma doping, plasma immersion ion implantation, cluster doping, infusion doping, liquid phase doping, solid phase doping, etc.
-
FIG. 18 is a cross-sectional side view showing a bottom source/drain and extension region formed below the vertical fins and long-channels source/drains formed in the long-channel pillar, after heat treatment, in accordance with an embodiment of the present invention. - In one or more embodiments, the
vertical fins 112 andsubstrate 110 with the bottom source/drain plugs 211 and long-channel source/drain plugs 210 can be heat treated to activate the dopant species, setting the bottom junction, and/or recrystallizing the bottom source/drain plugs 211 and long-channel source/drain plugs 210 in the event that the bottom source/drain plugs 211 and long-channel source/drain plugs 210 are damaged/amorphized due to implantation. The dopant can diffuse from the bottom source/drain plugs 211 and long-channel source/drain plugs 210 into adjoining portions of thevertical fin block 113,vertical fins 112, and long-channel pillar 114, respectively, to form long-channel source/drains 212 and bottom source/drain 213 for the subsequent devices. The diffusion can be lateral into adjoining undoped sections. A portion of the dopant can diffuse into the lower section of thevertical fins 112 to form anextension region 214 that can define an effective gate length. In one or more embodiments, the long-channel pillar 114 is at a different elevation on the substrate, where the long-channel pillar 114 is below the bottom of the bottom source/drain 213 in thefin region 111. In various embodiments, thesubstrate 110 can be n-doped or p-doped to provide a counter-doped well for the long-channel source/drains 212 and bottom source/drain 213, where thecounter-doped substrate 110 can create a depletion region below and/or adjacent to the long-channel source/drains 212 and bottom source/drain 213. - In one or more embodiments, the heat treatment can be a furnace anneal or a rapid thermal anneal, where the anneal is conducted at a temperature in the range of about 800° C. to about 1100° C., for a time in the range of about 1 seconds to about 10 seconds.
-
FIG. 19 is a cross-sectional side view showing a bottom spacer layer formed on the horizontal surfaces of the long-channel source/drains, fill layer, and fin templates, in accordance with an embodiment of the present invention. - In one or more embodiments, a
bottom spacer layer 220 can be formed on the horizontal surfaces of the long-channel source/drains 212, bottom source/drain 213,fill layer 180, andfin templates 141. Thebottom spacer 220 can be formed by a directional deposition, for example, by high density plasma (HDP) depositions, gas cluster ion beam (GCIB), or combinations thereof, and etched back (e.g., by a selective and isotropic wet or dry etch), where material deposited on vertical surfaces is removed. - In one or more embodiments, the
bottom spacer layer 220 can be a silicon oxide (SiO), a silicon oxycarbide (SiOC), a silicon nitride (SiN), a silicon oxynitride (SiON), a silicon carbonitride (SiCN), a silicon oxycarbonitride (SiOCN), a silicon boronitride (SiBN), a silicon borocarbide (SiBC), a silicon boro carbonitride (SiBCN), a boron carbide (BC), a boron nitride (BN), a low-K dielectric material, or a combination thereof. A low-k dielectric material can include, but not be limited to, a fluoride-doped silicon oxide (e.g., fluoride doped glass), a silicon oxycarbide (SiOC), a porous silicon oxide, a spin-on silicon based polymeric material (e.g., tetraethyl orthosilicate (TEOS), hydrogen silsesquioxane (HSQ) and methylsilsesquioxane (MSQ)), or combinations thereof. -
FIG. 20 is a cross-sectional side view showing an interlayer dielectric (ILD) layer formed on the bottom spacer layer and vertical fins, in accordance with an embodiment of the present invention. - In one or more embodiments, an interlayer dielectric (ILD)
layer 230 can be formed on thetop spacer layer 220, exposed portions of thevertical fins 112, and thefin templates 141. Theinterlayer dielectric layer 230 can extend above the top surfaces of thefin templates 141 andbottom spacer layer 220. the interlayer dielectric (ILD)layer 230 can be formed by a blanket deposition, for example, CVD, PECVD, LPCVD, spun on, or a combination thereof. - In one or more embodiments, the
ILD layer 230 can be silicon oxide (SiO), a low-k dielectric, a flowable polymeric material, or a combination thereof. A low-k dielectric material can include, but not be limited to, a fluoride-doped silicon oxide (e.g., fluoride doped glass), a silicon oxycarbide (SiOC), a porous silicon oxide, a spin-on silicon based polymeric material (e.g., tetraethyl orthosilicate (TEOS), hydrogen silsesquioxane (HSQ) and methylsilsesquioxane (MSQ)), or combinations thereof. -
FIG. 21 is a cross-sectional side view showing a patterned gate mask layer formed on the ILD layer after reducing the height, in accordance with an embodiment of the present invention. - In one or more embodiments, a gate mask layer 240 (e.g., a lithography resist) can be formed and patterned on the exposed surface of the
ILD layer 230, where one or more openings are formed in thegate mask layer 240. The position of the openings can expose portions of theILD layer 230 where gate structures are to be subsequently formed. The openings can be above a central portion of the long-channel pillar 114 between the long-channel source/drains 212. -
FIG. 22 is a cross-sectional side view showing a gate opening formed in the ILD layer, in accordance with an embodiment of the present invention. - In one or more embodiments, a
gate opening 235 formed in theILD layer 230, where the gate opening can be formed by a direction etch (e.g., RIE). Formation of the gate opening can expose a portion of thebottom spacer 220 on the long-channel pillar 114 between the long-channel source/drains 212. The width of the gate opening can define the width of a subsequently formed gate structure, and a channel length of a channel formed in the long-channel pillar 114. -
FIG. 23 is a cross-sectional side view showing gate sidewall spacers formed on the sidewall surfaces of the ILD layer exposed by formation of the gate opening, in accordance with an embodiment of the present invention. - In one or more embodiments,
gate sidewall spacers 250 can be formed on the sidewall surfaces of theILD layer 230 exposed by formation of thegate opening 235, where thegate sidewall spacers 250 can be formed by a conformal deposition (e.g., ALD, PEALD) and portions of the gate sidewall spacer removed from vertical surfaces by an etch-back process. - In one or more embodiments, the
gate sidewall spacers 250 can be silicon nitride (SiN), silicon oxynitride (SiON), silicon carbonitride (SiCN), silicon oxycarbonitride (SiOCN), silicon boronitride (SiBN), silicon oxycarbide (SiOC), or combinations thereof. -
FIG. 24 is a cross-sectional side view showing a patterned protective mask layer exposing the ILD layer on the fin region and removal of the bottom spacer layer from within the gate opening, in accordance with an embodiment of the present invention. - In one or more embodiments, the portion of the
bottom spacer layer 220 can be removed from the surface of thefill layer 180 at the bottom of the gate opening 235 (e.g., by RIE). - In one or more embodiments, a protective mask layer 260 (e.g., a lithography resist) can be formed and patterned on the exposed surface of the
ILD layer 230 andgate sidewall spacers 250, where one or more openings are formed in theprotective mask layer 260. The position of the openings can expose portions of thefin region 111 and the top surfaces of thefin templates 141, where gate structures are to be subsequently formed on thevertical fins 112. A portion of theprotective mask layer 260 can be removed from the bottom of the gate opening to expose thefill layer 180. -
FIG. 25 is a cross-sectional side view showing formation of a gate cavity adjacent to the long channel and fin gaps exposing the vertical fins by removal of portions of the ILD layer, in accordance with an embodiment of the present invention. - In one or more embodiments, the portion of the
fill layer 180 material at the bottom of the gate opening 235 can be removed to form agate cavity 187, and the portion of theILD layer 230 adjacent to thevertical fins 112 can be removed to formfin gaps 236, where removal can be, for example, by an isotropic wet chemical etch or dry plasma etch. Thegate cavity 187 can be wider than the gate opening 235 to form an inverted “T” shape, where the wider “T” shape is directly above a central section of the long-channel pillar 114. Thefill layer 180 and theILD layer 230 can be the same material or different materials with essentially the same etching rate and properties, so both thefill layer 180 and theILD layer 230 can be removed by the same etching process. - In one or more embodiments, the
protective mask layer 260 can be removed after formation of thegate cavity 187 and thefin gaps 236. -
FIG. 26 is a cross-sectional side view showing a gate dielectric layer formed on the ILD layer, gate spacers, long channel, and vertical fins, in accordance with an embodiment of the present invention. - In one or more embodiments, a
gate dielectric layer 270 can be formed on the exposed surfaces of theILD layer 230,gate sidewall spacers 250,vertical fins 112, andfin templates 141, where thegate dielectric layer 270 can be conformally deposited (e.g., by ALD, PEALD, CVD). Thegate dielectric layer 270 can be formed on the walls of thegate cavity 187 and on the sidewalls of thevertical fins 112. - In one or more embodiments, the
gate dielectric layer 270 can be an insulating dielectric layer, for example, a silicon oxide (SiO), silicon nitride (SiN), silicon oxynitride (SiON), a high-K dielectric, or a suitable combination of these materials. - In various embodiments, the
gate dielectric layer 270 can be a high-K dielectric material that can include, but is not limited to, transition metal oxides such as hafnium oxide (e.g., HfO2), hafnium silicon oxide (e.g., HfSiO4), hafnium silicon oxynitride (HfwSixOyNz), lanthanum oxide (e.g., La2O3), lanthanum aluminum oxide (e.g., LaAlO3), zirconium oxide (e.g., ZrO2), zirconium silicon oxide(e.g., ZrSiO4), zirconium silicon oxynitride (ZrwSixOyNz), tantalum oxide (e.g., TaO2, Ta2O5), titanium oxide (e.g., TiO2), barium strontium titanium oxide (e.g., BaTiO3—SrTiO3), barium titanium oxide (e.g., BaTiO3), strontium titanium oxide(e.g., SrTiO3), yttrium oxide (e.g., Y2O3), aluminum oxide (e.g., Al2O3), lead scandium tantalum oxide (Pb(ScxTa1-x)O3), and lead zinc niobate (e.g., PbZn1/3 Nb2/3 O3). The high-k material can further include dopants such as lanthanum and/or aluminum. The stoichiometry of the high-K compounds can vary. - In one or more embodiments, the
gate dielectric layer 270 can have a thickness in the range of about 1 nm to about 4 nm, or can have a thickness in the range of about 1 nm to about 2 nm. -
FIG. 27 is a cross-sectional side view showing a gate electrode formed on the gate dielectric in the gate opening, gate cavity, and fin gaps, in accordance with an embodiment of the present invention. - In one or more embodiments, a work function layer can be formed on the exposed surfaces of the
gate dielectric layer 270, where the work function layer can be conformally deposited by ALD, PEALD, CVD, PECVD, or combinations thereof. - In one or more embodiments, a work function layer can be formed on the
gate dielectric layer 270, where the work function layer and gate dielectric layer can surround at least a portion of each of one or more vertical fin(s) 112 as a part of a gate structure. The work function layer can be formed on the gate dielectric layer to adjust the electrical properties of a gate electrode. In various embodiments, the work function layer can be optional. A portion of the work function layer can be formed on the gate dielectric layer on the sidewalls of thevertical fins 112, andfin templates 141. In various embodiments, different work function layers can be formed for the n-type FinFETs and p-type FinFETs, respectively. - In various embodiments, a work function layer can be a conductive nitride, including but not limited to titanium nitride (TiN), titanium aluminum nitride (TiAlN), hafnium nitride (HfN), hafnium silicon nitride (HfSiN), tantalum nitride (TaN), tantalum silicon nitride (TaSiN), tungsten nitride (WN), molybdenum nitride (MoN), niobium nitride (NbN); a conductive carbide, including but not limited to titanium carbide (TiC), titanium aluminum carbide (TiAlC), tantalum carbide (TaC), hafnium carbide (HfC); or combinations thereof. The
work function layer 165 can include multiple layers of work function materials, for example, a work function layer can be a TiN/TiC stack. - In various embodiments, the work function layer can have a thickness in the range of about 1 nm to about 11 nm, or can have a thickness in the range of about 3 nm to about 5 nm.
- In one or more embodiments, a gate fill layer can be formed on the gate dielectric layer and/or work function layer if present, where the gate fill layer can fill in the space between
vertical fins 111. The gate fill layer, gate dielectric layer, and optionally the work function layer, can form a gate structure on one or more vertical fin(s) 112, and/or long-channel pillar 114, where the gate fill layer and work function layer can form a conductive gate electrode. - In various embodiments, the gate fill layer can be doped polycrystalline or amorphous silicon, germanium, silicon-germanium, a metal (e.g., tungsten, titanium, tantalum, ruthenium, zirconium, cobalt, copper, aluminum, lead, platinum, tin, silver, gold), a conducting metallic compound material (e.g., tantalum nitride, titanium nitride, tantalum carbide, titanium carbide, titanium aluminum carbide, tungsten silicide, tungsten nitride, ruthenium oxide, cobalt silicide, nickel silicide), carbon nanotube, conductive carbon, graphene, or any suitable combination of these materials. The conductive material may further comprise dopants that are incorporated during or after deposition.
-
FIG. 28 is a cross-sectional side view showing a gate electrode with a reduced height within the gate opening and fin gaps, in accordance with an embodiment of the present invention. - In one or more embodiments, a portion of the
gate electrode 280, including the gate fill layer and optional work function layer can be removed to reduce the height of the gate electrode below the surface of theILD layer 230. A selective, isotropic etch (e.g., wet etch, dry plasma etch) can be used to remove the material of each the gate fill layer and optional work function layer. - In various embodiments, the height of the
gate electrode 280 can be reduced to below the top surface of thevertical fins 112, where the reducedheight gate electrode 281 can define a gate length for a FinFET. In various embodiments, thegate electrode 280 can be recessed sufficiently to expose an upper section of the vertical fin(s) 112, where about ½ to about ⅙ of the vertical fin(s) 112 can be exposed by recessing the gate electrode. The portion of thegate electrode 280 in thegate cavity 187 and the portion of thegate electrode 280 in the gate opening 235 along with thegate dielectric layer 270 can form an inverted T-shaped gate structure on the long-channel device. -
FIG. 29 is a cross-sectional side view showing exposed ILD layer surfaces, gate spacer surfaces, and vertical fins, after removal of a portion of the gate dielectric layer, in accordance with an embodiment of the present invention. - In one or more embodiments, the portion of the
gate dielectric layer 270 can be removed from the horizontal surfaces of theILD layer 230 and vertical surfaces of thegate sidewall spacers 250 andvertical fins 112. -
FIG. 30 is a cross-sectional side view showing a top spacer formed on the exposed surfaces of the ILD layer, fin templates, and gate electrodes, in accordance with an embodiment of the present invention. - In one or more embodiments, a
top spacer layer 290 can be formed on the horizontal surfaces of theILD layer 230, the exposed surfaces of the reducedheight gate electrodes 281, andfin templates 141. Thetop spacer layer 290 can be formed by a directional deposition, for example, by high density plasma (HDP) depositions, gas cluster ion beam (GCIB), or combinations thereof, and material deposited on vertical surfaces removed by an isotropic etch. - In one or more embodiments, the
top spacer layer 290 can be a silicon oxide (SiO), a silicon oxycarbide (SiOC), a silicon nitride (SiN), a silicon oxynitride (SiON), a silicon carbonitride (SiCN), a silicon oxycarbonitride (SiOCN), a silicon boronitride (SiBN), a silicon borocarbide (SiBC), a silicon boro carbonitride (SiBCN), a boron carbide (BC), a boron nitride (BN), a low-K dielectric material, or a combination thereof. A low-k dielectric material can include, but not be limited to, a fluoride-doped silicon oxide (e.g., fluoride doped glass), a silicon oxycarbide (SiOC), a porous silicon oxide, a spin-on silicon based polymeric material (e.g., tetraethyl orthosilicate (TEOS), hydrogen silsesquioxane (HSQ) and methylsilsesquioxane (MSQ)), or combinations thereof. -
FIG. 31 is a cross-sectional side view showing a planarization layer formed in the gate opening and fin gaps, in accordance with an embodiment of the present invention. - In one or more embodiments, a
planarization layer 300 can be formed on thetop spacer layer 290, where theplanarization layer 300 can be blanket deposited. - In various embodiments, the
planarization layer 300 can be a silicon oxide (SiO), a low-K dielectric material, or a combination thereof. -
FIG. 32 is a cross-sectional side view showing the planarization layer with a reduced height and removal of the top spacer layer from the ILD layer and fin template top surfaces, in accordance with an embodiment of the present invention. - In one or more embodiments, a portion of the
planarization layer 300 extending above theILD layer 230 and the portion of thetop spacer layer 290 on thefin templates 141 can be removed, for example, by a chemical-mechanical polishing (CMP) to expose the top surfaces of thefin templates 141 and theILD layer 230. A portion of theplanarization layer 300 can remain in thegate opening 235 andfin gaps 236 reopened by reducing the height of the gate electrode. -
FIG. 33 is a cross-sectional side view showing spaces formed in the planarization layer by removal of the fin templates, in accordance with an embodiment of the present invention. - In one or more embodiments, the
fin templates 141 can be removed by a selective etch to expose the top surfaces of thevertical fins 112 between portions of theplanarization layer 300. The top surfaces of thevertical fins 112 can be below the surface of theplanarization layer 300. -
FIG. 34 is a cross-sectional side view showing a source/drain mask formed on the ILD layer and a portion of the planarization layer, while exposing a portion of the planarization layer on the fin region, in accordance with an embodiment of the present invention. - In one or more embodiments, a source/
drain mask 310 can be formed on theILD layer 230 and a portion of theplanarization layer 300. The source/drain mask can be patterned to expose a portion of theplanarization layer 300 adjacent to thevertical fins 112 on thefin region 111. -
FIG. 35 is a cross-sectional side view showing exposed top spacer layer and upper sections of the vertical fins in a source/drain trough, in accordance with an embodiment of the present invention. - In one or more embodiments, the
planarization layer 300 in thefin region 111 can be removed to form a source/drain trough 237 between portions of theILD layer 230. The sidewalls of an upper section of thevertical fins 112 can be exposed by removal of the unmasked portion of theplanarization layer 300, where the unmasked portion of the planarization layer can be removed by a selective directional etch (e.g., RIE), or a selective isotropic etch (e.g., wet chemical etch) if the ILD layer and planarization layer are different materials. -
FIG. 36 is a cross-sectional side view showing reduced height vertical fins, in accordance with an embodiment of the present invention. - In one or more embodiments, the exposed portion of the
vertical fins 112 extending above the top surface of thetop spacer layer 290 can be removed, where the portion of thevertical fins 112 can be removed by a selective directional etch. Removal of a portion of thevertical fins 112 can decrease the effective gate length. Thetop spacer layer 290 can act as an etch-stop layer to protect the underlying gate structures. -
FIG. 37 is a cross-sectional side view showing a top source/drain formed on the top spacer layer and top surfaces of the vertical fins in the source/drain trough, in accordance with an embodiment of the present invention. - In one or more embodiments, a top source/
drain 320 can be formed on thetop spacer layer 290 and top surfaces of thevertical fins 112 in the source/drain trough 237. The top source/drain 320 can be formed by epitaxial growth on single crystalvertical fins 112. In various embodiments, the epitaxial, top source/drains 320 can be formed by vapor phase epitaxy (VPE), ion beam epitaxy (IBE), ultrahigh vacuum chemical vapor deposition (UHVCVD), rapid thermal chemical vapor deposition (RTCVD), metalorganic chemical vapor deposition (MOCVD), low-pressure chemical vapor deposition (LPCVD), limited reaction processing chemical vapor deposition (LRPCVD), molecular beam epitaxy (MBE), liquid-phase epitaxy (LPE), or other suitable processes. - In one or more embodiments, the top source/drains 320 can be suitably doped to form n-type devices (e.g., with phosphorus, arsenic, and/or antimony), or p-type devices (e.g., with boron, gallium, and/or indium). The top source/drains 320 can be doped in situ (i.e., during epitaxial growth), or ex situ (i.e., after growing the layer expitaxially). In various embodiments, the
top sources 320 can be formed by any suitable doping techniques, including but not limited to, ion implantation, gas phase doping, plasma doping, plasma immersion ion implantation, cluster doping, infusion doping, liquid phase doping, solid phase doping, etc. In various embodiments, the top source/drains 320 can be highly doped, where the doping can be in the range of about 5×1018 to about 1×1022, or in the range of about 5×1018 to about 3×1021, or in the range of about 5×1019 to about 1×1021, or in the range of about 1×1021 to about 1×1022 atoms/cm3. - In one or more embodiments, the top source/drains 320 can have a height in the range of about 20 nm to about 60 nm, or in the range of about 30 nm to about 40 nm, although other heights are also contemplated.
- In one or more embodiments, the top source/drains 320 can be silicon-germanium (SiGe) with a germanium concentration in the range of about 40 at. % Ge to about 80 at. % Ge, or in the range of about 60 at. % Ge to about 70 at. % Ge, or about 65 at. % Ge (at. %=atomic percent).
-
FIG. 38 is a cross-sectional side view showing a capping layer formed on the top source/drain, ILD layer, and planarization layer, in accordance with an embodiment of the present invention. - In one or more embodiments, a
capping layer 330 can be formed on the top source/drain 320,ILD layer 230, andplanarization layer 300. In various embodiments, the capping layer can be blanket deposited on the exposed surfaces. Thecapping layer 330 can be silicon oxide (e.g., SiO2). -
FIG. 39 is a cross-sectional side view showing a vertical transport fin field effect transistor on a first region of the substrate and a neighboring long channel device with gate and source/drain contacts on a second region of the substrate separated by an isolation region, in accordance with an embodiment of the present invention. - In one or more embodiments,
electrical contacts height gate electrodes 281 of the long-channel gate structure 283 and verticalfin gate structure 284. The gate structure on the long-channel pillar 114 can be an inverted T-shaped gate structure, where the wider portion of the gate structure is directly above the channel region of a long-channel device and between the long-channel source/drains 212. In various embodiments, one or more vertical transport fin field effect transistors can be formed on thefin region 111 of thesubstrate 110 and one or more long-channel FETs can be formed on the adjacent long-channel region 117 of the substrate. The long-channel pillar 114 can be at a different elevation than the one or morevertical fins 112. The one or more long-channel FETs can be below the vertical transport fin field effect transistors. - Reference in the specification to “one embodiment” or “an embodiment”, as well as other variations thereof, means that a particular feature, structure, characteristic, and so forth described in connection with the embodiment is included in at least one embodiment. Thus, the appearances of the phrase “in one embodiment” or “in an embodiment”, as well any other variations, appearing in various places throughout the specification are not necessarily all referring to the same embodiment.
- It will also be understood that when an element such as a layer, region or substrate is referred to as being “on” or “over” another element, it can be directly on the other element or intervening elements can also be present. In contrast, when an element is referred to as being “directly on” or “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements can be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.
- The present embodiments can include a design for an integrated circuit chip, which can be created in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate chips or the photolithographic masks used to fabricate chips, the designer can transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly. The stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer. The photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.
- Methods as described herein can be used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case, the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case, the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- It should also be understood that material compounds will be described in terms of listed elements, e.g., SiGe. These compounds include different proportions of the elements within the compound, e.g., SiGe includes SixGe1-x where x is less than or equal to 1, etc. In addition, other elements can be included in the compound and still function in accordance with the present principles. The compounds with additional elements will be referred to herein as alloys.
- It is to be appreciated that the use of any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B). As a further example, in the cases of “A, B, and/or C” and “at least one of A, B, and C”, such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C). This can be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of example embodiments. As used herein, the singular forms “a,” “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises,” “comprising,” “includes” and/or “including,” when used herein, specify the presence of stated features, integers, steps, operations, elements and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components and/or groups thereof.
- Spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper,” and the like, can be used herein for ease of description to describe one element's or feature's relationship to another element(s) or feature(s) as illustrated in the FIGS. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the FIGS. For example, if the device in the FIGS. is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, the term “below” can encompass both an orientation of above and below. The device can be otherwise oriented (rotated 90 degrees or at other orientations), and the spatially relative descriptors used herein can be interpreted accordingly. In addition, it will also be understood that when a layer is referred to as being “between” two layers, it can be the only layer between the two layers, or one or more intervening layers can also be present.
- It will be understood that, although the terms first, second, etc. can be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another element. Thus, a first element discussed below could be termed a second element without departing from the scope of the present concept.
- Having described preferred embodiments of a device and method (which are intended to be illustrative and not limiting), it is noted that modifications and variations can be made by persons skilled in the art in light of the above teachings. It is therefore to be understood that changes may be made in the particular embodiments disclosed which are within the scope of the invention as outlined by the appended claims. Having thus described aspects of the invention, with the details and particularity required by the patent laws, what is claimed and desired protected by Letters Patent is set forth in the appended claims.
Claims (20)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/462,175 US10090410B1 (en) | 2017-03-17 | 2017-03-17 | Forming a combination of long channel devices and vertical transport fin field effect transistors on the same substrate |
US16/046,123 US10411127B2 (en) | 2017-03-17 | 2018-07-26 | Forming a combination of long channel devices and vertical transport fin field effect transistors on the same substrate |
US16/046,178 US10418485B2 (en) | 2017-03-17 | 2018-07-26 | Forming a combination of long channel devices and vertical transport Fin field effect transistors on the same substrate |
US16/507,683 US20190341489A1 (en) | 2017-03-17 | 2019-07-10 | Forming a combination of long channel devices and vertical transport fin field effect transistors on the same substrate |
US16/507,843 US20190334033A1 (en) | 2017-03-17 | 2019-07-10 | Forming a combination of long channel devices and vertical transport fin field effect transistors on the same substrate |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/462,175 US10090410B1 (en) | 2017-03-17 | 2017-03-17 | Forming a combination of long channel devices and vertical transport fin field effect transistors on the same substrate |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/046,123 Continuation US10411127B2 (en) | 2017-03-17 | 2018-07-26 | Forming a combination of long channel devices and vertical transport fin field effect transistors on the same substrate |
US16/046,178 Division US10418485B2 (en) | 2017-03-17 | 2018-07-26 | Forming a combination of long channel devices and vertical transport Fin field effect transistors on the same substrate |
Publications (2)
Publication Number | Publication Date |
---|---|
US20180269320A1 true US20180269320A1 (en) | 2018-09-20 |
US10090410B1 US10090410B1 (en) | 2018-10-02 |
Family
ID=63519560
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/462,175 Expired - Fee Related US10090410B1 (en) | 2017-03-17 | 2017-03-17 | Forming a combination of long channel devices and vertical transport fin field effect transistors on the same substrate |
US16/046,178 Expired - Fee Related US10418485B2 (en) | 2017-03-17 | 2018-07-26 | Forming a combination of long channel devices and vertical transport Fin field effect transistors on the same substrate |
US16/046,123 Expired - Fee Related US10411127B2 (en) | 2017-03-17 | 2018-07-26 | Forming a combination of long channel devices and vertical transport fin field effect transistors on the same substrate |
US16/507,683 Abandoned US20190341489A1 (en) | 2017-03-17 | 2019-07-10 | Forming a combination of long channel devices and vertical transport fin field effect transistors on the same substrate |
US16/507,843 Abandoned US20190334033A1 (en) | 2017-03-17 | 2019-07-10 | Forming a combination of long channel devices and vertical transport fin field effect transistors on the same substrate |
Family Applications After (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/046,178 Expired - Fee Related US10418485B2 (en) | 2017-03-17 | 2018-07-26 | Forming a combination of long channel devices and vertical transport Fin field effect transistors on the same substrate |
US16/046,123 Expired - Fee Related US10411127B2 (en) | 2017-03-17 | 2018-07-26 | Forming a combination of long channel devices and vertical transport fin field effect transistors on the same substrate |
US16/507,683 Abandoned US20190341489A1 (en) | 2017-03-17 | 2019-07-10 | Forming a combination of long channel devices and vertical transport fin field effect transistors on the same substrate |
US16/507,843 Abandoned US20190334033A1 (en) | 2017-03-17 | 2019-07-10 | Forming a combination of long channel devices and vertical transport fin field effect transistors on the same substrate |
Country Status (1)
Country | Link |
---|---|
US (5) | US10090410B1 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10461173B1 (en) * | 2018-05-25 | 2019-10-29 | Globalfoundries Inc. | Methods, apparatus, and manufacturing system for forming source and drain regions in a vertical field effect transistor |
US20190393098A1 (en) * | 2017-11-21 | 2019-12-26 | International Business Machines Corporation | Simple contact over gate on active area |
US20200058764A1 (en) * | 2018-05-29 | 2020-02-20 | International Business Machines Corporation | Metal gate structure to reduce transistor gate resistance |
TWI685947B (en) * | 2018-09-28 | 2020-02-21 | 大陸商芯恩(青島)積體電路有限公司 | A stacked gate-all-around nanosheet complementary inverter and the method of manufacturing the same |
US10916638B2 (en) * | 2018-09-18 | 2021-02-09 | International Business Machines Corporation | Vertical fin field effect transistor devices with reduced top source/drain variability and lower resistance |
US11145761B2 (en) * | 2015-05-11 | 2021-10-12 | Applied Materials, Inc. | Horizontal gate all around and FinFET device isolation |
US20220108923A1 (en) * | 2019-10-30 | 2022-04-07 | International Business Machines Corporation | Partial Self-Aligned Contact for MOL |
US20220328686A1 (en) * | 2021-04-13 | 2022-10-13 | Macronix International Co., Ltd. | Semiconductor structure and manufacturing method for the same |
US11495682B2 (en) * | 2020-02-27 | 2022-11-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10170318B2 (en) * | 2017-04-28 | 2019-01-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-aligned contact and manufacturing method thereof |
US10910370B2 (en) | 2018-11-02 | 2021-02-02 | Samsung Electronics Co., Ltd. | Integrated circuit devices including a vertical field-effect transistor (VFET) and a fin field-effect transistor (FinFET) and methods of forming the same |
US11063126B2 (en) * | 2019-02-28 | 2021-07-13 | International Business Machines Corporation | Metal contact isolation for semiconductor structures |
EP3719847A1 (en) | 2019-04-01 | 2020-10-07 | IMEC vzw | A method for forming vertical nanowire or nanosheet field-effect transistors simultaneous with horizontal field-effect transistors |
US11217680B2 (en) | 2019-05-23 | 2022-01-04 | International Business Machines Corporation | Vertical field-effect transistor with T-shaped gate |
CN110993616B (en) | 2019-11-28 | 2022-08-09 | 京东方科技集团股份有限公司 | Display back plate, preparation method thereof and display device |
KR20210078069A (en) | 2019-12-18 | 2021-06-28 | 삼성전자주식회사 | Semiconductor devices |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100401130B1 (en) | 2001-03-28 | 2003-10-10 | 한국전자통신연구원 | Ultra small size vertical MOSFET device and fabrication method of the MOSFET device |
US6787402B1 (en) | 2001-04-27 | 2004-09-07 | Advanced Micro Devices, Inc. | Double-gate vertical MOSFET transistor and fabrication method |
US6911383B2 (en) | 2003-06-26 | 2005-06-28 | International Business Machines Corporation | Hybrid planar and finFET CMOS devices |
US7230286B2 (en) | 2005-05-23 | 2007-06-12 | International Business Machines Corporation | Vertical FET with nanowire channels and a silicided bottom contact |
US7425740B2 (en) * | 2005-10-07 | 2008-09-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and structure for a 1T-RAM bit cell and macro |
US8759904B2 (en) * | 2011-08-24 | 2014-06-24 | GlobalFoundries, Inc. | Electronic device having plural FIN-FETs with different FIN heights and planar FETs on the same substrate |
US9275911B2 (en) | 2012-10-12 | 2016-03-01 | Globalfoundries Inc. | Hybrid orientation fin field effect transistor and planar field effect transistor |
US9865705B2 (en) * | 2016-06-02 | 2018-01-09 | International Business Machines Corporation | Vertical field effect transistors with bottom source/drain epitaxy |
US10236214B2 (en) * | 2016-06-29 | 2019-03-19 | International Business Machines Corporation | Vertical transistor with variable gate length |
CN106409913B (en) * | 2016-11-15 | 2019-04-09 | 中国科学院微电子研究所 | Semiconductor setting and its manufacturing method with continuous side wall |
US10163900B2 (en) * | 2017-02-08 | 2018-12-25 | Globalfoundries Inc. | Integration of vertical field-effect transistors and saddle fin-type field effect transistors |
-
2017
- 2017-03-17 US US15/462,175 patent/US10090410B1/en not_active Expired - Fee Related
-
2018
- 2018-07-26 US US16/046,178 patent/US10418485B2/en not_active Expired - Fee Related
- 2018-07-26 US US16/046,123 patent/US10411127B2/en not_active Expired - Fee Related
-
2019
- 2019-07-10 US US16/507,683 patent/US20190341489A1/en not_active Abandoned
- 2019-07-10 US US16/507,843 patent/US20190334033A1/en not_active Abandoned
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11145761B2 (en) * | 2015-05-11 | 2021-10-12 | Applied Materials, Inc. | Horizontal gate all around and FinFET device isolation |
US20190393098A1 (en) * | 2017-11-21 | 2019-12-26 | International Business Machines Corporation | Simple contact over gate on active area |
US11037834B2 (en) * | 2017-11-21 | 2021-06-15 | International Business Machines Corporation | Simple contact over gate on active area |
US10461173B1 (en) * | 2018-05-25 | 2019-10-29 | Globalfoundries Inc. | Methods, apparatus, and manufacturing system for forming source and drain regions in a vertical field effect transistor |
US20200058764A1 (en) * | 2018-05-29 | 2020-02-20 | International Business Machines Corporation | Metal gate structure to reduce transistor gate resistance |
US10734501B2 (en) * | 2018-05-29 | 2020-08-04 | International Business Machines Corporation | Metal gate structure having gate metal layer with a top portion width smaller than a bottom portion width to reduce transistor gate resistance |
US10916638B2 (en) * | 2018-09-18 | 2021-02-09 | International Business Machines Corporation | Vertical fin field effect transistor devices with reduced top source/drain variability and lower resistance |
US20210119019A1 (en) * | 2018-09-18 | 2021-04-22 | International Business Machines Corporation | Vertical fin field effect transistor devices with reduced top source/drain variability and lower resistance |
TWI685947B (en) * | 2018-09-28 | 2020-02-21 | 大陸商芯恩(青島)積體電路有限公司 | A stacked gate-all-around nanosheet complementary inverter and the method of manufacturing the same |
US20220108923A1 (en) * | 2019-10-30 | 2022-04-07 | International Business Machines Corporation | Partial Self-Aligned Contact for MOL |
US11887890B2 (en) * | 2019-10-30 | 2024-01-30 | International Business Machines Corporation | Partial self-aligned contact for MOL |
US11495682B2 (en) * | 2020-02-27 | 2022-11-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method |
US20220328686A1 (en) * | 2021-04-13 | 2022-10-13 | Macronix International Co., Ltd. | Semiconductor structure and manufacturing method for the same |
US11626517B2 (en) * | 2021-04-13 | 2023-04-11 | Macronix International Co., Ltd. | Semiconductor structure including vertical channel portion and manufacturing method for the same |
Also Published As
Publication number | Publication date |
---|---|
US10418485B2 (en) | 2019-09-17 |
US20180337278A1 (en) | 2018-11-22 |
US20190341489A1 (en) | 2019-11-07 |
US10411127B2 (en) | 2019-09-10 |
US20180331217A1 (en) | 2018-11-15 |
US10090410B1 (en) | 2018-10-02 |
US20190334033A1 (en) | 2019-10-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10418485B2 (en) | Forming a combination of long channel devices and vertical transport Fin field effect transistors on the same substrate | |
US10964601B2 (en) | Fabrication of a pair of vertical fin field effect transistors having a merged top source/drain | |
US11081482B2 (en) | Fabrication of vertical fin field effect transistors having top air spacers and a self aligned top junction | |
US11302797B2 (en) | Approach to bottom dielectric isolation for vertical transport fin field effect transistors | |
US10236355B2 (en) | Fabrication of a vertical fin field effect transistor with a reduced contact resistance | |
US20200083106A1 (en) | Fabrication of a vertical transistor with self-aligned bottom source/drain | |
US10170618B2 (en) | Vertical transistor with reduced gate-induced-drain-leakage current | |
US10147651B1 (en) | Fabrication of fin field effect transistor complementary metal-oxide-semiconductor devices with uniform hybrid channels | |
US10679993B2 (en) | Vertical fin field effect transistor devices with a replacement metal gate | |
US11251267B2 (en) | Vertical transistors with multiple gate lengths |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHI, CHENG;YAMASHITA, TENKO;ZHANG, CHEN;SIGNING DATES FROM 20170314 TO 20170315;REEL/FRAME:041618/0962 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: ELPIS TECHNOLOGIES INC., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:052644/0868 Effective date: 20200306 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20221002 |