US20180261512A1 - Device with decreased pitch contact to active regions - Google Patents
Device with decreased pitch contact to active regions Download PDFInfo
- Publication number
- US20180261512A1 US20180261512A1 US15/451,869 US201715451869A US2018261512A1 US 20180261512 A1 US20180261512 A1 US 20180261512A1 US 201715451869 A US201715451869 A US 201715451869A US 2018261512 A1 US2018261512 A1 US 2018261512A1
- Authority
- US
- United States
- Prior art keywords
- fin
- fins
- sacrificial gate
- forming
- channel portion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000003247 decreasing effect Effects 0.000 title description 3
- 238000000034 method Methods 0.000 claims abstract description 79
- 239000004065 semiconductor Substances 0.000 claims abstract description 69
- 238000002955 isolation Methods 0.000 claims abstract description 35
- 125000006850 spacer group Chemical group 0.000 claims description 51
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 40
- 239000000758 substrate Substances 0.000 claims description 32
- 239000000377 silicon dioxide Substances 0.000 claims description 20
- 235000012239 silicon dioxide Nutrition 0.000 claims description 18
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 11
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 11
- 239000003989 dielectric material Substances 0.000 claims description 8
- 150000004767 nitrides Chemical class 0.000 claims description 3
- 230000008569 process Effects 0.000 abstract description 41
- 239000000463 material Substances 0.000 description 80
- 229920002120 photoresistant polymer Polymers 0.000 description 22
- 238000005530 etching Methods 0.000 description 21
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 19
- 229910052710 silicon Inorganic materials 0.000 description 19
- 239000010703 silicon Substances 0.000 description 19
- 239000002019 doping agent Substances 0.000 description 16
- 238000000151 deposition Methods 0.000 description 15
- 238000005229 chemical vapour deposition Methods 0.000 description 12
- 230000008021 deposition Effects 0.000 description 11
- 229910052751 metal Inorganic materials 0.000 description 11
- 239000002184 metal Substances 0.000 description 11
- 230000015572 biosynthetic process Effects 0.000 description 10
- 239000000126 substance Substances 0.000 description 10
- 238000004519 manufacturing process Methods 0.000 description 9
- 238000012546 transfer Methods 0.000 description 9
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 7
- 238000000231 atomic layer deposition Methods 0.000 description 7
- 238000005137 deposition process Methods 0.000 description 7
- 238000005240 physical vapour deposition Methods 0.000 description 7
- 238000001020 plasma etching Methods 0.000 description 7
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 6
- -1 for example Inorganic materials 0.000 description 6
- 238000005468 ion implantation Methods 0.000 description 6
- 239000000203 mixture Substances 0.000 description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 6
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 5
- 229910021417 amorphous silicon Inorganic materials 0.000 description 5
- 238000001312 dry etching Methods 0.000 description 5
- 230000006870 function Effects 0.000 description 5
- 230000003647 oxidation Effects 0.000 description 5
- 238000007254 oxidation reaction Methods 0.000 description 5
- 229910052721 tungsten Inorganic materials 0.000 description 5
- 150000001875 compounds Chemical class 0.000 description 4
- 239000004020 conductor Substances 0.000 description 4
- 239000013078 crystal Substances 0.000 description 4
- 239000007789 gas Substances 0.000 description 4
- 239000012535 impurity Substances 0.000 description 4
- 238000000059 patterning Methods 0.000 description 4
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- 238000012545 processing Methods 0.000 description 4
- 229910052719 titanium Inorganic materials 0.000 description 4
- 239000010936 titanium Substances 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 3
- 238000000137 annealing Methods 0.000 description 3
- 238000005520 cutting process Methods 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 3
- 239000007772 electrode material Substances 0.000 description 3
- 238000000407 epitaxy Methods 0.000 description 3
- 229910052732 germanium Inorganic materials 0.000 description 3
- 238000005498 polishing Methods 0.000 description 3
- 229910021332 silicide Inorganic materials 0.000 description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 2
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000007812 deficiency Effects 0.000 description 2
- 238000001704 evaporation Methods 0.000 description 2
- 230000008020 evaporation Effects 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 230000000873 masking effect Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000001451 molecular beam epitaxy Methods 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- 239000012071 phase Substances 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 229910052707 ruthenium Inorganic materials 0.000 description 2
- SBIBMFFZSBJNJF-UHFFFAOYSA-N selenium;zinc Chemical compound [Se]=[Zn] SBIBMFFZSBJNJF-UHFFFAOYSA-N 0.000 description 2
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- 229910018182 Al—Cu Inorganic materials 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 229910004613 CdTe Inorganic materials 0.000 description 1
- 229910019001 CoSi Inorganic materials 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- 229910005540 GaP Inorganic materials 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 229910000673 Indium arsenide Inorganic materials 0.000 description 1
- 229910002244 LaAlO3 Inorganic materials 0.000 description 1
- 229910005883 NiSi Inorganic materials 0.000 description 1
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- 229910004205 SiNX Inorganic materials 0.000 description 1
- 229910020286 SiOxNy Inorganic materials 0.000 description 1
- 229910002370 SrTiO3 Inorganic materials 0.000 description 1
- 229910004491 TaAlN Inorganic materials 0.000 description 1
- 229910004166 TaN Inorganic materials 0.000 description 1
- 229910004200 TaSiN Inorganic materials 0.000 description 1
- 229910010303 TiOxNy Inorganic materials 0.000 description 1
- 229910008482 TiSiN Inorganic materials 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 229910008807 WSiN Inorganic materials 0.000 description 1
- 229910007709 ZnTe Inorganic materials 0.000 description 1
- 229910003134 ZrOx Inorganic materials 0.000 description 1
- HMDDXIMCDZRSNE-UHFFFAOYSA-N [C].[Si] Chemical compound [C].[Si] HMDDXIMCDZRSNE-UHFFFAOYSA-N 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 229910003481 amorphous carbon Inorganic materials 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- 229910002113 barium titanate Inorganic materials 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- UHYPYGJEEGLRJD-UHFFFAOYSA-N cadmium(2+);selenium(2-) Chemical compound [Se-2].[Cd+2] UHYPYGJEEGLRJD-UHFFFAOYSA-N 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 239000002800 charge carrier Substances 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000000224 chemical solution deposition Methods 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 229910021419 crystalline silicon Inorganic materials 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000000313 electron-beam-induced deposition Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000003574 free electron Substances 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 229910000078 germane Inorganic materials 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(iv) oxide Chemical compound O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 238000007654 immersion Methods 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 238000001802 infusion Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000007737 ion beam deposition Methods 0.000 description 1
- 238000010884 ion-beam technique Methods 0.000 description 1
- 229910052741 iridium Inorganic materials 0.000 description 1
- QRXWMOHMRWLFEY-UHFFFAOYSA-N isoniazide Chemical compound NNC(=O)C1=CC=NC=C1 QRXWMOHMRWLFEY-UHFFFAOYSA-N 0.000 description 1
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum oxide Inorganic materials [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 1
- 238000000608 laser ablation Methods 0.000 description 1
- 239000007791 liquid phase Substances 0.000 description 1
- 238000004943 liquid phase epitaxy Methods 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 150000002736 metal compounds Chemical class 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- KTUFCUMIWABKDW-UHFFFAOYSA-N oxo(oxolanthaniooxy)lanthanum Chemical compound O=[La]O[La]=O KTUFCUMIWABKDW-UHFFFAOYSA-N 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 238000007517 polishing process Methods 0.000 description 1
- 239000000047 product Substances 0.000 description 1
- 239000000376 reactant Substances 0.000 description 1
- 229910052702 rhenium Inorganic materials 0.000 description 1
- 229910052703 rhodium Inorganic materials 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 229910000077 silane Inorganic materials 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 239000007790 solid phase Substances 0.000 description 1
- 239000013589 supplement Substances 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- 229910021341 titanium silicide Inorganic materials 0.000 description 1
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 1
- 229910021342 tungsten silicide Inorganic materials 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
- RUDFQVOCFDJEEF-UHFFFAOYSA-N yttrium(III) oxide Inorganic materials [O-2].[O-2].[O-2].[Y+3].[Y+3] RUDFQVOCFDJEEF-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823412—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/0886—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823475—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
- H01L21/845—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body including field-effect transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
Definitions
- the present application relates generally to the manufacture of semiconductor devices, and more specifically to the formation of isolation regions between adjacent devices, and particularly between adjacent devices that perform different functions or are positioned on different electrical nets.
- a trend in the development of semiconductor manufacturing technologies has been to increase the density of devices per chip, and hence decrease the areal dimensions associated with each device. This trend applies not only to the structures formed in device regions per se, but also to inter-device structures such as isolation structures between active regions, which can occupy a relatively large area of a device or chip.
- STI shallow trench isolation
- active regions are typically defined in a semiconductor substrate and device isolation regions are then etched into the semiconductor substrate to form trenches that are backfilled with a dielectric material.
- lithographic dimensions which place a lower limit on both the trench width and the associated device-to-device spacing, i.e., pitch.
- a method for forming self-aligned isolation structures that present a small areal dimension.
- Pre-existing sacrificial gate architectures are leveraged to define the location of the isolation structures, which also beneficially decreases the constraints associated with small lithographic dimensions.
- active fin regions remain un-cut through a front end process flow until after the gate cut module.
- the disclosed method of forming a semiconductor device involves fabricating a plurality of fins on a semiconductor substrate and forming a plurality of sacrificial gate structures overlying a channel portion of each of the fins. Dielectric sidewall spacers are formed on sidewalls of the sacrificial gate structures. The sidewall spacers also abut top and sidewall surfaces of the fins.
- a first dielectric layer is formed over exposed portions of the fins and over the sidewall spacers between adjacent sacrificial gate structures. Then, a first sacrificial gate structure is removed from over the channel portion of at least one fin to form an opening wherein the channel portion of the fin is exposed. The portion of the fin that is exposed through the opening is removed to form a cut fin, and an isolation dielectric layer is formed within the opening and between opposing end surfaces of the cut fin.
- FIG. 1A is a top-down plan view showing a plurality of sacrificial gate structures and corresponding sidewall spacers overlying a plurality of semiconductor fins;
- FIG. 1B is a cross-sectional view of the structure of FIG. 1A showing sacrificial gate structures over a semiconductor fin and sidewall spacers disposed over sidewalls of the sacrificial gate structures;
- FIG. 2A shows the structure of FIG. 1A after forming a dielectric layer between adjacent sacrificial gate structures
- FIG. 2B is a cross-sectional view of the structure of FIG. 2A ;
- FIG. 3A shows the removal of a plurality of selected sacrificial gate structures
- FIG. 3B illustrates exposed portions of a fin at the bottoms of openings formed by removal of the sacrificial gate structures
- FIG. 4A shows the cutting of fins within the openings formed by removal of the sacrificial gate structures
- FIG. 4B shows the opening structure after cutting a fin and the alignment of the cut fin ends with the sidewall spacers
- FIG. 5A shows the deposition of an isolation dielectric material into the openings of FIG. 4A ;
- FIG. 5B is a cross-sectional view of the structure of FIG. 5A showing the formation of isolated active regions
- FIG. 6 is a cross-sectional view of the planarized structure of FIG. 5B following a replacement metal gate process.
- FIG. 7 shows the formation of contacts to the source and drain regions of isolated active regions.
- Embodiments of the application relate generally to the manufacture of semiconductor devices, and more particularly to the manufacture of fin field effect transistors (FinFETS).
- FinFETS fin field effect transistors
- the length of the fins may be adjusted and some fins or portions of fins may be removed.
- a fin cut or “FC cut” process cuts fins in the widthwise direction.
- exemplary methods include forming sacrificial gate structures overlying portions of semiconductor fins, and then cutting the fins by removing selected gate structures to form openings and etching the portion of the fins exposed within the openings.
- An isolation dielectric is deposited into the openings and between end portions of the cut fins. The resulting structure permits a single sacrificial gate to define the spacing between two active regions on dissimilar electrical nets.
- electrical net or “electrical network” refers to an interconnection of electrical components or devices configured to be at a given electrical potential.
- structures or devices situated on different electrical nets may be at different electrical potentials. Effective inter-device isolation is needed to provide adjacent devices on different electrical nets.
- a semiconductor structure includes a plurality of fins 200 formed over a semiconductor substrate 100 .
- a plurality of sacrificial gate structures 300 are formed over the fins 200 .
- the sacrificial gate structures 300 include a sacrificial gate 310 and a sacrificial gate cap 320 .
- the gate structures 300 are arranged orthogonal to the plurality of the fins 200 , which are substantially parallel.
- Semiconductor substrate 100 may comprise a semiconductor material such as silicon or a silicon-containing material, including a bulk substrate.
- Silicon-containing materials include, but are not limited to, single crystal Si, polycrystalline Si, single crystal silicon germanium (SiGe), polycrystalline silicon germanium, silicon doped with carbon (Si:C), amorphous Si, as well as combinations and multi-layers thereof.
- single crystal denotes a crystalline solid in which the crystal lattice of the entire sample is substantially continuous and substantially unbroken to the edges of the sample with substantially no grain boundaries.
- Example silicon substrates include silicon-on-insulator (SOI) substrates, silicon-on-sapphire (SOS) substrates, and the like.
- the semiconductor substrate 100 is not limited to silicon-containing materials, however, as the substrate may comprise other semiconductor materials, including Ge and compound semiconductors such as GaAs, lnAs and other like semiconductors.
- Semiconductor substrate 100 may have dimensions as typically used in the art.
- the substrate may comprise a semiconductor wafer.
- Example wafer diameters include, but are not limited to, 50, 100, 150, 200, 300 and 450 mm, including ranges between any of the foregoing values.
- the total substrate thickness may range from 250 microns to 1500 microns, although in particular embodiments, the substrate thickness is in the range of 725 to 775 microns, which corresponds to thickness dimensions commonly used in silicon CMOS processing.
- Semiconductor substrate 100 may be a bulk substrate.
- the semiconductor substrate 100 may be a semiconductor-on-insulator (SOI) substrate and include, from bottom to top, a supporting substrate, an isolation layer, and a semiconductor material layer.
- the supporting substrate may comprise (100)-oriented silicon or (111)-oriented silicon, for example, and the isolation layer be a buried oxide (BOX) layer.
- the thickness of the isolation layer may range from 30 to 300 nm, e.g., 30, 50, 100, 150, 200, 250 or 300 nm, including ranges between any of the foregoing values.
- the isolation layer may comprise, for example, silicon dioxide (SiO 2 ).
- isolation layer may comprise silicon nitride, silicon oxynitride, a low-k material, or any suitable combination of these materials.
- Exemplary low-k materials include but are not limited to, amorphous carbon, fluorine-doped oxides, carbon-doped oxides, SiCOH or SiBCN.
- Commercially-available low-k dielectric products and materials include Dow Corning's SiLKTM and porous SiLKTM, Applied Materials' Black DiamondTM, Texas Instrument's CoralTM and TSMC's Black DiamondTM and CoralTM.
- a low-k material has a dielectric constant less than that of silicon dioxide.
- a semiconductor material layer Disposed over the isolation layer in an SOI substrate is a semiconductor material layer, which may be patterned to define a plurality of fins 200 .
- the semiconductor material layer may comprise any suitable semiconductor material known to those skilled in the art.
- Example semiconductor materials that form the semiconductor material layer, and which may be used for forming semiconductor fins 200 include silicon (Si), germanium (Ge), silicon germanium (SiGe), III-V compound semiconductors such as GaAs, GaN, GaP, InAs, InSb, ZnSe, and ZnS, and II-VI compound semiconductors such as CdSe, CdS, CdTe, ZnSe, ZnS and ZnTe.
- fins 200 may be formed by patterning and then etching the semiconductor material layer.
- the patterning process used to form the fins 200 may comprise photolithography, which includes forming a layer of photoresist material (not shown) atop a material or material stack to be patterned.
- the photoresist material may include a positive-tone photoresist composition, a negative-tone photoresist composition, or a hybrid-tone photoresist composition.
- a layer of photoresist material may be formed by a deposition process such as, for example, spin-on coating.
- the deposited photoresist is then subjected to a pattern of irradiation, and the exposed photoresist material is developed utilizing a conventional resist developer.
- This provides a patterned layer of photoresist atop a hard mask layer (not shown), which is disposed over a top surface of the semiconductor material layer.
- the pattern provided by the patterned photoresist material is thereafter transferred into the underlying material layer or material layers (e.g., hard mask and semiconductor material layer) utilizing at least one pattern transfer etching process.
- hard mask comprises dielectric material such as silicon dioxide, silicon nitride, silicon oxynitride or combinations thereof.
- the hard mask layer includes a layer of silicon dioxide and an overlying layer of silicon nitride.
- the hard mask may include a layer of silicon dioxide disposed directly over the top surfaces of the material layer used to form the fins, and a layer of silicon nitride disposed directly over the layer of silicon dioxide.
- the pattern transfer etching process is typically an anisotropic etch.
- a dry etching process such as, for example, reactive ion etching can be used.
- a wet chemical etchant can be used.
- a combination of dry etching and wet etching can be used.
- the pattern transfer etching may stop on the isolation layer of the semiconductor substrate, or a portion of the isolation layer may be removed during the formation of the fins 200 . Alternatively, the pattern transfer etch may be stopped prior to reaching isolation layer such that the fins extend upward from an un-etched portion of the semiconductor material layer and thus have a fin height (H) that is less than the thickness of the semiconductor material layer.
- the patterning process may include a sidewall image transfer (SIT) process or a double patterning (DP) process.
- the SIT process includes forming a mandrel material layer (not shown) atop the material or material layers (i.e., crystalline silicon) that is to be patterned.
- the mandrel material layer can include any material (semiconductor, dielectric or conductive) that can be selectively removed from the structure during a subsequently performed etching process.
- the mandrel material layer may be composed of amorphous silicon or polysilicon.
- the mandrel material layer may be composed of a metal such as, for example, Al, W, or Cu.
- the mandrel material layer can be formed, for example, by chemical vapor deposition or plasma enhanced chemical vapor deposition. Following deposition of the mandrel material layer, the mandrel material layer can be patterned by lithography and etching to form a plurality of mandrel structures (also not shown) on the topmost surface of the structure.
- the SIT process continues by forming a dielectric spacer on each sidewall of each mandrel structure.
- the dielectric spacer can be formed by deposition of a dielectric spacer material and then etching the deposited dielectric spacer material.
- the dielectric spacer material may comprise any dielectric spacer material such as, for example, silicon dioxide, silicon nitride or a dielectric metal oxide.
- deposition processes that can be used in providing the dielectric spacer material include, for example, chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), or atomic layer deposition (ALD).
- Examples of etching that can be used in providing the dielectric spacers include any etching process such as, for example, reactive ion etching.
- the SIT process continues by removing each mandrel structure.
- Each mandrel structure can be removed by an etching process that is selective for removing the mandrel material.
- the pattern provided by the dielectric spacers is transferred into the underlying material or material layers.
- the pattern transfer may be achieved by at least one etching process. Examples of etching processes that can be used to transfer the pattern may include dry etching (i.e., reactive ion etching, plasma etching, and ion beam etching or laser ablation) and/or a chemical wet etch process. In one example, the etch process used to transfer the pattern may include one or more reactive ion etching steps.
- the SIT process concludes by removing the dielectric spacers from the structure. Each dielectric spacer may be removed by etching or a planarization process.
- a “fin” refers to a contiguous semiconductor material that includes a pair of substantially vertical sidewalls that are parallel to each other.
- a surface is “vertical” if there exists a vertical plane from which the surface does not deviate by more than three times the root mean square roughness of the surface.
- a “substantially vertical surface” may deviate up to 10% from a vertical surface.
- Each of a plurality of fins 200 can comprise a single crystal semiconductor material that extends along a lengthwise direction.
- a “lengthwise direction” is a horizontal direction along with an object extends the most.
- a “widthwise direction” is a horizontal direction that is perpendicular to the lengthwise direction.
- each of a plurality of semiconductor fins extends along a lengthwise direction with a substantially rectangular vertical cross-sectional shape.
- a “substantially rectangular shape” is a shape that differs from a rectangular shape only due to photo-lithographic and process rounding that does not exceed 3 nm.
- the substantially rectangular vertical cross-sectional shape is a shape within a plane including a vertical direction and a widthwise direction.
- Plural fins may have identical or substantially identical dimensions, i.e., height and/or width. As used herein, substantially identical dimensions vary by less than 10%, e.g., less than 5%, 2% or 1%.
- the as-formed fins 200 are free standing, i.e., supported only by the substrate.
- Each fin has a height (H) that may range from 10 nm to 100 nm and a width (W) that may range from 4 nm to 30 nm. Other heights and widths that are less than or greater than the ranges mentioned can also be used.
- the fins 200 may have an aspect ratio (H/W) ranging from 1 to 5, e.g., 1, 1.5, 2, 3, 4 or 5, including ranges between any of the foregoing values.
- each fin may be spaced apart from its nearest neighbor by a periodicity or pitch (d) of 10 nm to 100 nm, e.g., 10, 15, 20, 25, 30, 40, 50, 75 or 100 nm, including ranges between any of the foregoing values.
- d periodicity or pitch
- Such plural fins are typically oriented parallel to each other and perpendicular to the library logic flow of a circuit.
- the semiconductor material forming the fins, and hence the fins 200 may be doped, un-doped, or contain doped and un-doped regions therein. Each doped region within the semiconductor fins 200 may have the same or different doping concentrations and/or conductivities. Doped regions that are present can be formed, for example, by ion implantation, gas phase doping, diffusion from epitaxy, or by dopants that are present in the material used to form the fins.
- the semiconductor material layer from which the fins 200 are defined may comprise a dopant prior to forming the fins.
- the semiconductor layer and hence the fins may be initially and uniformly doped and have a dopant concentration in the range of 1 ⁇ 10 15 atoms/cm 3 to 1 ⁇ 10 18 atoms/cm 3 .
- a sacrificial gate structure 300 is formed over the top surface and opposing sidewalls of the fins 200 .
- Each sacrificial gate structure 300 is conformal to, and thus wraps over a plurality of the fins.
- the sacrificial gate structure 300 or “dummy gate” structure is formed by depositing a layer of silicon dioxide (the sacrificial gate insulation material—not shown) on the substrate and over the fins and depositing a layer of polysilicon or amorphous silicon (the sacrificial gate electrode material) on the layer of silicon dioxide.
- a layer of gate cap material e.g., silicon nitride is then deposited above the sacrificial gate electrode material.
- a patterned etch mask e.g., photoresist, is then formed above the gate cap layer and the stack of materials are etched anisotropically to define the sacrificial gate structure 300 , including the gate insulation layer and the gate electrode material layer, collectively the sacrificial gate 310 , and the sacrificial gate cap 320 positioned thereabove.
- the sacrificial gate structure 300 has a linear geometry, where a length of each sacrificial gate structure 300 is arranged orthogonal to each of the plurality of parallel fins 200 .
- the sacrificial gate structure 300 has a width (w) of 10 to 30 nm.
- the thickness of the sacrificial gate 310 can range from 10 to 120 nm, and the thickness of the sacrificial gate cap 320 can range from 20 to 80 nm.
- Sidewall spacers 350 are then formed adjacent to the sacrificial gate structures 300 .
- the sidewall spacers may be deposited by a suitable process such as atomic layer deposition (ALD), chemical vapor deposition (CVD), physical vapor deposition (PVD), thermal oxidation, UV-ozone oxidation, or combinations thereof.
- ALD atomic layer deposition
- CVD chemical vapor deposition
- PVD physical vapor deposition
- thermal oxidation thermal oxidation
- UV-ozone oxidation or combinations thereof.
- formation of the sidewall spacers 350 includes a conformal deposition process such as chemical vapor deposition (CVD), followed by an anisotropic etch to remove portions of the spacer material(s) from horizontal surfaces.
- Sidewall spacers 350 may comprise an oxide, nitride or oxynitride, such as silicon dioxide (SiO 2 ), silicon carbon nitride (SiCN), silicon nitride (Si 3 N 4 ), or another dielectric material such as a low-k material.
- the width of each spacer 350 as measured at the base of the spacer, may range from 5 nm to 100 nm, although lesser and greater widths can be used.
- the sacrificial gate structure will be removed to define a replacement gate cavity between two sidewall spacers 350 .
- source and drain junctions may be defined on portions of the fins 200 that are not covered by the sacrificial gate structure 300 and sidewall spacers 350 .
- each semiconductor fin 200 that is not converted into a source region or a drain region by doping, and which underlies a sacrificial gate structure 300 constitutes a channel region.
- the channel region of the fins may be substantially un-doped.
- the channel regions collectively function as a channel of a field effect transistor.
- source/drain junctions can be formed by selective epitaxial growth directly onto exposed portions of the fins between the sacrificial gate structures 300 .
- Example epitaxial growth processes include low energy plasma deposition, liquid phase epitaxy, molecular beam epitaxy, or chemical vapor deposition processes that are adapted for selective epitaxy.
- the thickness of the source and drain junctions may range from 15 to 40 nm, e.g., 15, 20, 25, 30, 35 or 40 nm, including ranges between any of the foregoing values.
- epitaxial growth and/or deposition refer to the growth of a semiconductor material layer on a deposition surface of a semiconductor material, in which the semiconductor material layer being grown assumes the same crystalline habit as the semiconductor material of the deposition surface.
- chemical reactants provided by source gases are controlled and the system parameters are set so that depositing atoms alight on the deposition surface and remain sufficiently mobile via surface diffusion to orient themselves according to the crystalline orientation of the atoms of the deposition surface. Therefore, an epitaxial semiconductor material has the same crystalline characteristics as the deposition surface on which it is formed.
- Epitaxial semiconductor material deposited on a (100) crystal surface will take on a (100) orientation.
- Epitaxial source/drain junctions may comprise silicon germanium (SiGe), carbon-doped silicon (Si:C), or another suitable semiconductor material.
- epitaxial silicon germanium can be deposited using silane (SiH 4 ) and germane (GeH 4 ) as source gases.
- the germanium content of the epitaxial silicon germanium may range from 5 to 60 atomic percent, e.g., 5, 10, 20, 50 or 60 at. %, including ranges between any of the foregoing values.
- a blanket doping technique may be used to (further) dope source and drain regions within semiconductor fins 200 to form active regions.
- an “active region” refers to a semiconductor material portion within a semiconductor device through which charge carriers flow during operation of the device.
- Suitable doping techniques may include, but are not limited to, ion implantation, gas phase doping, plasma doping, plasma immersion ion implantation, cluster doping, infusion doping, liquid phase doping, solid phase doping, or any suitable combination of those techniques.
- dopants may be implanted by one or more rounds of angled ion implantation.
- ion implantation to dope source/drain junctions may be performed before or after the formation of the source/drain junctions.
- doping of the source/drain junctions by ion implantation may be used to supplement doping by diffusion from one or more epitaxial layers, or vice versa.
- the implant dose and implant energy may be selected based on the requirements of the device.
- a doped layer or region may be p-type or n-type.
- p-type refers to the addition of impurities to an intrinsic semiconductor that creates a deficiency of valence electrons.
- impurities include but are not limited to, boron, aluminum, gallium, and indium.
- n-type refers to the addition of impurities that contribute free electrons to an intrinsic semiconductor.
- n-type dopants i.e., impurities
- impurities include but are not limited to, antimony, arsenic, and phosphorus.
- a p-type dopant is used to manufacture a PFET and an n-type dopant is used to manufacture an NFET.
- a doped region e.g., source or drain region
- a doped region is doped with arsenic or phosphorus to form an n-type region.
- a doped region is doped with boron to form a p-type region.
- the dopant concentration within the source and drain regions may range from 1 ⁇ 10 19 atoms/cm 3 to 5 ⁇ 10 22 atoms/cm 3 , e.g., 1 ⁇ 10 19 , 2 ⁇ 10 19 , 5 ⁇ 10 19 , 1 ⁇ 10 20 , 2 ⁇ 10 20 , 5 ⁇ 10 20 , 1 ⁇ 10 21 , 2 ⁇ 10 21 , 5 ⁇ 10 21 , 1 ⁇ 10 22 , 2 ⁇ 10 22 and 5 ⁇ 10 22 atoms/cm 3 , including ranges between any of the foregoing values. It will be recognized that whenever a region is identified as a source region or a drain region, it is only for convenience as the source and drain regions could be interchanged as understood in the art.
- Each doped region within the semiconductor fins 200 may have the same or different doping concentrations and/or conductivities.
- the sacrificial gate structure 300 and sidewall spacers 350 can aid in defining the location of the source/drain junctions by shielding portions of the fins 200 , e.g., portions within the channel region during epitaxial growth and/or implantation.
- Activation annealing may be performed to activate the source/drain junctions.
- a drive-in anneal e.g., 600° C. to 1400° C.
- the dopant profile within the fins 200 may be constant or variable.
- the dopant concentration within the fins may vary laterally, i.e., along a widthwise direction of the fins, with a minimum dopant concentration (e.g., 1 ⁇ 10 19 to ⁇ 5 ⁇ 10 22 atoms/cm 3 ) along a central axis of the fins and a maximum dopant concentration (e.g., >1 ⁇ 10 19 to 5 ⁇ 10 22 atoms/cm 3 ) at opposing sidewall surfaces thereof.
- the dopant concentration within the fins may vary along a lengthwise direction of the fins.
- a first dielectric layer 400 is deposited over exposed portions of the fins 200 and over the sidewall spacers 350 between adjacent sacrificial gate structures 300 .
- First dielectric layer 400 may comprise a spin-on oxide or a plasma-enhanced chemical vapor deposited (PECVD) oxide, for example, which will deposit over both the top surface of the fins 200 , as well as over the sidewalls of the sidewall spacers 350 .
- PECVD plasma-enhanced chemical vapor deposited
- a non-conformal dielectric layer can be deposited using a high density plasma (HDP) deposition process.
- HDP high density plasma
- the first dielectric layer 400 may be planarized, typically using a chemical mechanical polishing process, to expose a top surface of sacrificial gate cap 320 .
- Chemical mechanical polishing is a material removal process that uses both chemical reactions and mechanical forces to remove material and planarize a surface.
- FIGS. 3A and 3B an intermediate architecture is shown where one or more etching processes are performed to remove one or more first sacrificial gate structures 301 , i.e., the sacrificial gate cap 320 and the sacrificial gate 310 , to define openings 415 and expose the surface 200 S of fins 200 within the openings 415 where the fins will be cut.
- an optional masking layer and a photoresist layer can be deposited over the structure of FIG. 2 .
- the photoresist layer may include a positive-tone photoresist composition, a negative-tone photoresist composition, or a hybrid-tone photoresist composition.
- the layer of photoresist material may be formed by a deposition process such as, for example, spin-on coating.
- the deposited photoresist is then subjected to a pattern of irradiation, and the exposed photoresist material is developed using a conventional resist developer.
- the pattern of openings provided by the patterned photoresist material exposes selected sacrificial gate structures 301 , which may be removed by at least one etching process.
- the etching process may be an isotropic etch or an anisotropic etch.
- a dry etching process such as, for example, reactive ion etching (RIE) can be used.
- RIE reactive ion etching
- a wet chemical etchant can be used.
- a combination of dry etching and wet etching can be used.
- the photoresist may be consumed during the etch process, stripped after etching of the sacrificial gate structures 301 has been completed, or removed by ashing.
- the remaining sacrificial gate structures 302 , sidewall spacers 350 and first dielectric layer 400 cooperate for form a self-aligned etch mask for removing the portions of the fins exposed within openings 415 .
- remaining (second) sacrificial gate structures 302 will be removed during subsequent processing to define a replacement gate cavity where a replacement gate structure will be formed.
- FIGS. 4A and 4B show a first fin segment 200 A and a second fin segment 200 B defined by removing the exposed portion of each fin 200 at the bottom of opening 415 .
- a masking layer e.g., photoresist layer
- the overlay tolerances of a masking layer e.g., photoresist layer
- the lithographic dimensions needed to remove first sacrificial gate structures 301 can be larger than the dimension of the structure being removed because of etch selectivity between the materials of the sacrificial gate structure 300 and the surrounding structure.
- the fin cut etch is sufficient to remove the fin in the exposed sacrificial gate opening 415 .
- the fin cut etch is sufficiently deep to remove silicon above a punch-through stop doping layer in the substrate to ensure isolation between the first and second fin segments 200 A, 200 B. In certain embodiments, the fin cut etch completely severs the fin.
- the cut ends of fin segments 200 A and 200 B are aligned with edges of sidewall spacers 350 , i.e., each end surface of the cut fin is co-planar with a respective exposed surface of the sidewalls spacers.
- the length of the removed fin segment is substantially equal to the width (w) of the first sacrificial gate structure 301 , i.e., 15 to 30 nm.
- Isolation dielectric layer 500 is deposited into openings 415 and into the gap 425 between opposing ends of cut fin segments 200 A, 200 B, thus creating dielectric isolation between the active fins without requiring critical dimension (CD) or overlay controls.
- Isolation dielectric layer 500 may comprise an oxide, nitride or oxynitride such as, for example, silicon dioxide, silicon nitride or silicon oxynitride.
- FIG. 6 shown is a cross-sectional view of a post-replacement metal gate (RMG) device architecture.
- the structure of FIG. 5B is etched back or polished, e.g., using chemical mechanical polishing, to remove sacrificial gate caps 320 and portions of the sidewall spacers 350 , first dielectric layer 400 and isolation dielectric layer 500 , and expose a top surface of sacrificial gates 310 .
- a top surface of the isolation dielectric layer 500 is co-planar with a top surface of an adjacent sacrificial gate structure 300 .
- one or more etching processes are performed to remove the remaining (second) sacrificial gate structures 302 to define a replacement gate cavity where a replacement gate architecture 600 is to be formed.
- the gate architecture 600 includes a gate dielectric and a gate conductor (not separately shown).
- a gate dielectric layer may be formed by thermal oxidation, typically at 750-800° C., or alternatively, may be formed by depositing a conformal dielectric layer.
- the terms “conformal layer” and “conformally deposited layer” denote a layer having a thickness that deviates by no more than 20% (e.g., less than 5, 10 or 20%) from an average thickness of the layer.
- the gate dielectric layer may comprise silicon dioxide, silicon nitride, silicon oxynitride, a high-k dielectric, and/or other suitable material.
- a high-k material has a dielectric constant greater than that of silicon dioxide.
- a high-k dielectric may include a binary or ternary compound such as hafnium oxide (HfO 2 ).
- Further exemplary high-k dielectrics include, but are not limited to, ZrO 2 , La 2 O 3 , Al 2 O 3 , TiO 2 , SrTiO 3 , BaTiO 3 , LaAlO 3 , Y 2 O 3 , HfO x N y , HfSiO x N y , ZrO x N y , La 2 O x N y , Al 2 O x N y , TiO x N y , SrTiO x N y , LaAlO x N y , Y 2 O x N y , SiO x N y , SiN x , a silicate thereof, and an alloy thereof.
- Each value of x may independently vary from
- the gate dielectric may be deposited directly onto exposed surfaces of the fins by a suitable process such as atomic layer deposition (ALD), chemical vapor deposition (CVD), physical vapor deposition (PVD), thermal oxidation, UV-ozone oxidation, or combinations thereof.
- ALD atomic layer deposition
- CVD chemical vapor deposition
- PVD physical vapor deposition
- the gate dielectric thickness may range from 1 nm to 10 nm, e.g., 1, 2, 4, 6, 8 or 10 nm, including ranges between any of the foregoing.
- the gate dielectric includes a thin layer (e.g., 0.5 nm) of silicon dioxide and an overlying layer of high-k dielectric material.
- a gate electrode is formed over the gate dielectric layer(s).
- the gate electrode may include a conductive material such as polysilicon, although amorphous silicon, a combination of amorphous silicon and polysilicon, polysilicon-germanium, or any other appropriate material may be used.
- the gate electrode layer is a silicon material, it may be deposited as a doped layer (in situ doping).
- a metal gate conductor layer such as Al, W, Cu, Ti, Ta, W, Pt, Ag, Au, Ru, Ir, Rh and Re, alloys of conductive metals, e.g., Al-Cu, silicides of a conductive metal, e.g., W silicide, and Pt silicide, or other conductive metal compounds such as TiN, TiC, TiSiN, TiTaN, TaN, TaAlN, TaSiN, TaRuN, WSiN, NiSi, CoSi, as well as combinations thereof.
- a metal gate conductor layer such as Al, W, Cu, Ti, Ta, W, Pt, Ag, Au, Ru, Ir, Rh and Re, alloys of conductive metals, e.g., Al-Cu, silicides of a conductive metal, e.g., W silicide, and Pt silicide, or other conductive metal compounds such as TiN, TiC, TiSiN, TiTaN,
- the gate electrode may comprise one or more layers of such materials such as, for example, a metal stack including a work function metal layer and/or a liner. In various embodiments, the thickness of the work function metal layer is 3 to 5 nm.
- the gate electrode e.g., work function metal layer
- the gate electrode can be formed utilizing a conventional deposition process such as, for example, ALD, CVD, metalorganic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), PVD, sputtering, plating, evaporation, ion beam deposition, electron beam deposition, laser assisted deposition, or chemical solution deposition.
- a conventional deposition process such as, for example, ALD, CVD, metalorganic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), PVD, sputtering, plating, evaporation, ion beam deposition, electron beam deposition, laser assisted deposition, or chemical solution deposition.
- the gate stacks 600 have been planarized with respect to a top surface of sidewall spacers 350 , first dielectric layer 400 , and isolation dielectric layer 500 .
- contact openings may be formed by removing first dielectric layer 400 between adjacent sidewall spacers 350 to expose source and drain regions of the fins 200 .
- the first dielectric material differs from the sidewall spacer material such that etching of the first dielectric layer 400 may be selective to the sidewall spacers 350 .
- a conductive contact structure 700 may be formed within the contact openings and in electrical contact with fin segments 200 A, 200 B.
- the conductive contact structure 700 may comprise a tungsten-containing material such as tungsten or tungsten silicide.
- the conductive contact structure may comprise cobalt, titanium, titanium nitride, nickel or ruthenium, as well as combinations thereof, although other conductive materials may be used.
- the conductive contact structure 700 may include a layer of titanium ( 5 nm) and a layer of titanium nitride (10 nm). During the annealing, titanium metal reacts with silicon to form titanium silicide.
- the conductive contact structure 700 may be deposited by evaporation, sputtering, or other known physical vapor deposition (PVD) techniques, and then planarized using chemical mechanical polishing.
- PVD physical vapor deposition
- FIGS. 1A-5A The method disclosed herein is shown in FIGS. 1A-5A as comprising four illustrative fins 200 . However, as will be recognized by those skilled in the art, the methods and structures disclosed herein may be employed when manufacturing devices having any number of fins.
- FinFET devices may be used in conjunction with a variety of different circuits, such as high performance logic, low power logic or high density memory devices, including high density multi-gigabit DRAMs. Furthermore, FinFET-based devices may be combined with other elements, such as capacitors, resistors, diodes, memory cells, and the like.
- An exemplary method includes forming a plurality of sacrificial gate structures overlying channel portions of a semiconductor fin, forming sidewall spacers on sidewalls of the sacrificial gate structures and abutting top and sidewall surfaces of the fin, removing a first sacrificial gate structure from over the channel portion to form an opening exposing the channel portion, and removing the channel portion of the fin exposed through the opening to form a cut fin.
- semiconductor fin includes examples having two or more such “semiconductor fins” unless the context clearly indicates otherwise.
- an element such as a layer or region that is “on” or “over” or “disposed over” a substrate or other layer refers to formation above, or in contact with, a surface of the substrate or layer.
- intervening structural layers may optionally be present between the layer and the substrate.
- an element when an element is referred to as being “directly on” or “directly over” another element, there are no intervening elements present.
- an element when an element is referred to as being “beneath” or “under” another element, it can be directly beneath or under the other element, or intervening elements may be present.
- an element when an element is referred to as being “directly beneath” or “directly under” another element, there are no intervening elements present.
Abstract
Description
- The present application relates generally to the manufacture of semiconductor devices, and more specifically to the formation of isolation regions between adjacent devices, and particularly between adjacent devices that perform different functions or are positioned on different electrical nets.
- A trend in the development of semiconductor manufacturing technologies has been to increase the density of devices per chip, and hence decrease the areal dimensions associated with each device. This trend applies not only to the structures formed in device regions per se, but also to inter-device structures such as isolation structures between active regions, which can occupy a relatively large area of a device or chip.
- A number of techniques are known for providing isolation between adjacent devices. In a process using shallow trench isolation (STI), for example, active regions are typically defined in a semiconductor substrate and device isolation regions are then etched into the semiconductor substrate to form trenches that are backfilled with a dielectric material. However, such a process is limited by lithographic dimensions, which place a lower limit on both the trench width and the associated device-to-device spacing, i.e., pitch.
- It is recognized that economic integration methods at advanced nodes are desired. There is a need, therefore, for robust methods and structures that provide effective device isolation while using a decreased fraction of real estate.
- In accordance with embodiments of the present application, disclosed is a method for forming self-aligned isolation structures that present a small areal dimension. Pre-existing sacrificial gate architectures are leveraged to define the location of the isolation structures, which also beneficially decreases the constraints associated with small lithographic dimensions.
- Also disclosed is a method for achieving controlled epitaxial growth while maintaining the ability to contact adjacent active regions on dissimilar electrical nets without skipping a contacted poly pitch to do so, thus providing an area scaling benefit over known methods.
- According to various embodiments, active fin regions remain un-cut through a front end process flow until after the gate cut module. Specifically, the disclosed method of forming a semiconductor device involves fabricating a plurality of fins on a semiconductor substrate and forming a plurality of sacrificial gate structures overlying a channel portion of each of the fins. Dielectric sidewall spacers are formed on sidewalls of the sacrificial gate structures. The sidewall spacers also abut top and sidewall surfaces of the fins.
- A first dielectric layer is formed over exposed portions of the fins and over the sidewall spacers between adjacent sacrificial gate structures. Then, a first sacrificial gate structure is removed from over the channel portion of at least one fin to form an opening wherein the channel portion of the fin is exposed. The portion of the fin that is exposed through the opening is removed to form a cut fin, and an isolation dielectric layer is formed within the opening and between opposing end surfaces of the cut fin.
- The following detailed description of specific embodiments of the present application can be best understood when read in conjunction with the following drawings, where like structure is indicated with like reference numerals and in which:
-
FIG. 1A is a top-down plan view showing a plurality of sacrificial gate structures and corresponding sidewall spacers overlying a plurality of semiconductor fins; -
FIG. 1B is a cross-sectional view of the structure ofFIG. 1A showing sacrificial gate structures over a semiconductor fin and sidewall spacers disposed over sidewalls of the sacrificial gate structures; -
FIG. 2A shows the structure ofFIG. 1A after forming a dielectric layer between adjacent sacrificial gate structures; -
FIG. 2B is a cross-sectional view of the structure ofFIG. 2A ; -
FIG. 3A shows the removal of a plurality of selected sacrificial gate structures; -
FIG. 3B illustrates exposed portions of a fin at the bottoms of openings formed by removal of the sacrificial gate structures; -
FIG. 4A shows the cutting of fins within the openings formed by removal of the sacrificial gate structures; -
FIG. 4B shows the opening structure after cutting a fin and the alignment of the cut fin ends with the sidewall spacers; -
FIG. 5A shows the deposition of an isolation dielectric material into the openings ofFIG. 4A ; -
FIG. 5B is a cross-sectional view of the structure ofFIG. 5A showing the formation of isolated active regions; -
FIG. 6 is a cross-sectional view of the planarized structure ofFIG. 5B following a replacement metal gate process; and -
FIG. 7 shows the formation of contacts to the source and drain regions of isolated active regions. - Reference will now be made in greater detail to various embodiments of the subject matter of the present application, some embodiments of which are illustrated in the accompanying drawings. The same reference numerals will be used throughout the drawings to refer to the same or similar elements. It is noted that the drawings are provided for illustrative purposes and, as such, may not be drawn to scale.
- In the following description, numerous specific details are set forth, such as particular structures, components, materials, dimensions, processing steps and techniques, in order to provide an understanding of the various embodiments of the present application. However, it will be appreciated by one of ordinary skill in the art that the various embodiments of the present application may be practiced without these specific details. In other instances, well-known structures or processing steps have not been described in detail in order to avoid obscuring the present application.
- Embodiments of the application relate generally to the manufacture of semiconductor devices, and more particularly to the manufacture of fin field effect transistors (FinFETS). To define separate devices, the length of the fins may be adjusted and some fins or portions of fins may be removed. For example, a fin cut or “FC cut” process cuts fins in the widthwise direction. As disclosed herein, exemplary methods include forming sacrificial gate structures overlying portions of semiconductor fins, and then cutting the fins by removing selected gate structures to form openings and etching the portion of the fins exposed within the openings. An isolation dielectric is deposited into the openings and between end portions of the cut fins. The resulting structure permits a single sacrificial gate to define the spacing between two active regions on dissimilar electrical nets.
- As used herein, the term “electrical net” or “electrical network” refers to an interconnection of electrical components or devices configured to be at a given electrical potential. Thus, structures or devices situated on different electrical nets may be at different electrical potentials. Effective inter-device isolation is needed to provide adjacent devices on different electrical nets.
- With reference to Figs. IA and 1B, a semiconductor structure according to various embodiments includes a plurality of
fins 200 formed over asemiconductor substrate 100. A plurality ofsacrificial gate structures 300 are formed over thefins 200. Thesacrificial gate structures 300 include asacrificial gate 310 and asacrificial gate cap 320. Thegate structures 300 are arranged orthogonal to the plurality of thefins 200, which are substantially parallel. -
Semiconductor substrate 100 may comprise a semiconductor material such as silicon or a silicon-containing material, including a bulk substrate. Silicon-containing materials include, but are not limited to, single crystal Si, polycrystalline Si, single crystal silicon germanium (SiGe), polycrystalline silicon germanium, silicon doped with carbon (Si:C), amorphous Si, as well as combinations and multi-layers thereof. As used herein, the term “single crystal” denotes a crystalline solid in which the crystal lattice of the entire sample is substantially continuous and substantially unbroken to the edges of the sample with substantially no grain boundaries. Example silicon substrates include silicon-on-insulator (SOI) substrates, silicon-on-sapphire (SOS) substrates, and the like. Thesemiconductor substrate 100 is not limited to silicon-containing materials, however, as the substrate may comprise other semiconductor materials, including Ge and compound semiconductors such as GaAs, lnAs and other like semiconductors. -
Semiconductor substrate 100 may have dimensions as typically used in the art. The substrate may comprise a semiconductor wafer. Example wafer diameters include, but are not limited to, 50, 100, 150, 200, 300 and 450 mm, including ranges between any of the foregoing values. The total substrate thickness may range from 250 microns to 1500 microns, although in particular embodiments, the substrate thickness is in the range of 725 to 775 microns, which corresponds to thickness dimensions commonly used in silicon CMOS processing. -
Semiconductor substrate 100 may be a bulk substrate. Alternatively, thesemiconductor substrate 100 may be a semiconductor-on-insulator (SOI) substrate and include, from bottom to top, a supporting substrate, an isolation layer, and a semiconductor material layer. The supporting substrate may comprise (100)-oriented silicon or (111)-oriented silicon, for example, and the isolation layer be a buried oxide (BOX) layer. The thickness of the isolation layer may range from 30 to 300 nm, e.g., 30, 50, 100, 150, 200, 250 or 300 nm, including ranges between any of the foregoing values. The isolation layer may comprise, for example, silicon dioxide (SiO2). Alternatively, isolation layer may comprise silicon nitride, silicon oxynitride, a low-k material, or any suitable combination of these materials. - Exemplary low-k materials include but are not limited to, amorphous carbon, fluorine-doped oxides, carbon-doped oxides, SiCOH or SiBCN. Commercially-available low-k dielectric products and materials include Dow Corning's SiLK™ and porous SiLK™, Applied Materials' Black Diamond™, Texas Instrument's Coral™ and TSMC's Black Diamond™ and Coral™. As used herein, a low-k material has a dielectric constant less than that of silicon dioxide. Disposed over the isolation layer in an SOI substrate is a semiconductor material layer, which may be patterned to define a plurality of
fins 200. - The semiconductor material layer may comprise any suitable semiconductor material known to those skilled in the art. Example semiconductor materials that form the semiconductor material layer, and which may be used for forming
semiconductor fins 200, include silicon (Si), germanium (Ge), silicon germanium (SiGe), III-V compound semiconductors such as GaAs, GaN, GaP, InAs, InSb, ZnSe, and ZnS, and II-VI compound semiconductors such as CdSe, CdS, CdTe, ZnSe, ZnS and ZnTe. In various embodiments,fins 200 may be formed by patterning and then etching the semiconductor material layer. - The patterning process used to form the
fins 200 may comprise photolithography, which includes forming a layer of photoresist material (not shown) atop a material or material stack to be patterned. The photoresist material may include a positive-tone photoresist composition, a negative-tone photoresist composition, or a hybrid-tone photoresist composition. A layer of photoresist material may be formed by a deposition process such as, for example, spin-on coating. - The deposited photoresist is then subjected to a pattern of irradiation, and the exposed photoresist material is developed utilizing a conventional resist developer. This provides a patterned layer of photoresist atop a hard mask layer (not shown), which is disposed over a top surface of the semiconductor material layer. The pattern provided by the patterned photoresist material is thereafter transferred into the underlying material layer or material layers (e.g., hard mask and semiconductor material layer) utilizing at least one pattern transfer etching process.
- In various embodiments, hard mask comprises dielectric material such as silicon dioxide, silicon nitride, silicon oxynitride or combinations thereof. In particular embodiments, the hard mask layer includes a layer of silicon dioxide and an overlying layer of silicon nitride. For example, the hard mask may include a layer of silicon dioxide disposed directly over the top surfaces of the material layer used to form the fins, and a layer of silicon nitride disposed directly over the layer of silicon dioxide.
- The pattern transfer etching process is typically an anisotropic etch. In embodiments, a dry etching process such as, for example, reactive ion etching can be used.
- In other embodiments, a wet chemical etchant can be used. In still further embodiments, a combination of dry etching and wet etching can be used. The pattern transfer etching may stop on the isolation layer of the semiconductor substrate, or a portion of the isolation layer may be removed during the formation of the
fins 200. Alternatively, the pattern transfer etch may be stopped prior to reaching isolation layer such that the fins extend upward from an un-etched portion of the semiconductor material layer and thus have a fin height (H) that is less than the thickness of the semiconductor material layer. - In other embodiments, the patterning process may include a sidewall image transfer (SIT) process or a double patterning (DP) process. The SIT process includes forming a mandrel material layer (not shown) atop the material or material layers (i.e., crystalline silicon) that is to be patterned. The mandrel material layer can include any material (semiconductor, dielectric or conductive) that can be selectively removed from the structure during a subsequently performed etching process. For instance, the mandrel material layer may be composed of amorphous silicon or polysilicon. The mandrel material layer may be composed of a metal such as, for example, Al, W, or Cu. The mandrel material layer can be formed, for example, by chemical vapor deposition or plasma enhanced chemical vapor deposition. Following deposition of the mandrel material layer, the mandrel material layer can be patterned by lithography and etching to form a plurality of mandrel structures (also not shown) on the topmost surface of the structure.
- The SIT process continues by forming a dielectric spacer on each sidewall of each mandrel structure. The dielectric spacer can be formed by deposition of a dielectric spacer material and then etching the deposited dielectric spacer material. The dielectric spacer material may comprise any dielectric spacer material such as, for example, silicon dioxide, silicon nitride or a dielectric metal oxide. Examples of deposition processes that can be used in providing the dielectric spacer material include, for example, chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), or atomic layer deposition (ALD). Examples of etching that can be used in providing the dielectric spacers include any etching process such as, for example, reactive ion etching.
- After formation of the dielectric spacers, the SIT process continues by removing each mandrel structure. Each mandrel structure can be removed by an etching process that is selective for removing the mandrel material. Following the mandrel structure removal, the pattern provided by the dielectric spacers is transferred into the underlying material or material layers. The pattern transfer may be achieved by at least one etching process. Examples of etching processes that can be used to transfer the pattern may include dry etching (i.e., reactive ion etching, plasma etching, and ion beam etching or laser ablation) and/or a chemical wet etch process. In one example, the etch process used to transfer the pattern may include one or more reactive ion etching steps. Upon completion of the pattern transfer, the SIT process concludes by removing the dielectric spacers from the structure. Each dielectric spacer may be removed by etching or a planarization process.
- As used herein, a “fin” refers to a contiguous semiconductor material that includes a pair of substantially vertical sidewalls that are parallel to each other. As used herein, a surface is “vertical” if there exists a vertical plane from which the surface does not deviate by more than three times the root mean square roughness of the surface. A “substantially vertical surface” may deviate up to 10% from a vertical surface. Each of a plurality of
fins 200 can comprise a single crystal semiconductor material that extends along a lengthwise direction. As used herein, a “lengthwise direction” is a horizontal direction along with an object extends the most. A “widthwise direction” is a horizontal direction that is perpendicular to the lengthwise direction. - In various embodiments, each of a plurality of semiconductor fins extends along a lengthwise direction with a substantially rectangular vertical cross-sectional shape. As used herein, a “substantially rectangular shape” is a shape that differs from a rectangular shape only due to photo-lithographic and process rounding that does not exceed 3 nm. The substantially rectangular vertical cross-sectional shape is a shape within a plane including a vertical direction and a widthwise direction. Plural fins may have identical or substantially identical dimensions, i.e., height and/or width. As used herein, substantially identical dimensions vary by less than 10%, e.g., less than 5%, 2% or 1%.
- In various embodiments, the as-formed
fins 200 are free standing, i.e., supported only by the substrate. Each fin has a height (H) that may range from 10 nm to 100 nm and a width (W) that may range from 4 nm to 30 nm. Other heights and widths that are less than or greater than the ranges mentioned can also be used. Thefins 200 may have an aspect ratio (H/W) ranging from 1 to 5, e.g., 1, 1.5, 2, 3, 4 or 5, including ranges between any of the foregoing values. - In structures comprising plural fins, i.e., a fin array, each fin may be spaced apart from its nearest neighbor by a periodicity or pitch (d) of 10 nm to 100 nm, e.g., 10, 15, 20, 25, 30, 40, 50, 75 or 100 nm, including ranges between any of the foregoing values. Such plural fins are typically oriented parallel to each other and perpendicular to the library logic flow of a circuit.
- The semiconductor material forming the fins, and hence the
fins 200, may be doped, un-doped, or contain doped and un-doped regions therein. Each doped region within thesemiconductor fins 200 may have the same or different doping concentrations and/or conductivities. Doped regions that are present can be formed, for example, by ion implantation, gas phase doping, diffusion from epitaxy, or by dopants that are present in the material used to form the fins. For instance, the semiconductor material layer from which thefins 200 are defined may comprise a dopant prior to forming the fins. By way of example, the semiconductor layer and hence the fins may be initially and uniformly doped and have a dopant concentration in the range of 1×1015 atoms/cm3 to 1×1018 atoms/cm3. - Referring still to
FIG. 1 , asacrificial gate structure 300 is formed over the top surface and opposing sidewalls of thefins 200. Eachsacrificial gate structure 300 is conformal to, and thus wraps over a plurality of the fins. In a typical process, thesacrificial gate structure 300 or “dummy gate” structure is formed by depositing a layer of silicon dioxide (the sacrificial gate insulation material—not shown) on the substrate and over the fins and depositing a layer of polysilicon or amorphous silicon (the sacrificial gate electrode material) on the layer of silicon dioxide. A layer of gate cap material (e.g., silicon nitride) is then deposited above the sacrificial gate electrode material. A patterned etch mask, e.g., photoresist, is then formed above the gate cap layer and the stack of materials are etched anisotropically to define thesacrificial gate structure 300, including the gate insulation layer and the gate electrode material layer, collectively thesacrificial gate 310, and thesacrificial gate cap 320 positioned thereabove. - The
sacrificial gate structure 300 has a linear geometry, where a length of eachsacrificial gate structure 300 is arranged orthogonal to each of the plurality ofparallel fins 200. In various embodiments, thesacrificial gate structure 300 has a width (w) of 10 to 30 nm. The thickness of thesacrificial gate 310 can range from 10 to 120 nm, and the thickness of thesacrificial gate cap 320 can range from 20 to 80 nm. -
Sidewall spacers 350 are then formed adjacent to thesacrificial gate structures 300. The sidewall spacers may be deposited by a suitable process such as atomic layer deposition (ALD), chemical vapor deposition (CVD), physical vapor deposition (PVD), thermal oxidation, UV-ozone oxidation, or combinations thereof. In various embodiments, formation of thesidewall spacers 350 includes a conformal deposition process such as chemical vapor deposition (CVD), followed by an anisotropic etch to remove portions of the spacer material(s) from horizontal surfaces. -
Sidewall spacers 350 may comprise an oxide, nitride or oxynitride, such as silicon dioxide (SiO2), silicon carbon nitride (SiCN), silicon nitride (Si3N4), or another dielectric material such as a low-k material. In various embodiments, the width of eachspacer 350, as measured at the base of the spacer, may range from 5 nm to 100 nm, although lesser and greater widths can be used. In subsequent steps, the sacrificial gate structure will be removed to define a replacement gate cavity between twosidewall spacers 350. - After formation of the
sacrificial gate structure 300 andsidewall spacers 350, source and drain junctions (not shown) may be defined on portions of thefins 200 that are not covered by thesacrificial gate structure 300 andsidewall spacers 350. - As will be appreciated, the portion of each
semiconductor fin 200 that is not converted into a source region or a drain region by doping, and which underlies asacrificial gate structure 300, constitutes a channel region. The channel region of the fins may be substantially un-doped. The channel regions collectively function as a channel of a field effect transistor. - In various embodiments, source/drain junctions can be formed by selective epitaxial growth directly onto exposed portions of the fins between the
sacrificial gate structures 300. Example epitaxial growth processes include low energy plasma deposition, liquid phase epitaxy, molecular beam epitaxy, or chemical vapor deposition processes that are adapted for selective epitaxy. The thickness of the source and drain junctions may range from 15 to 40 nm, e.g., 15, 20, 25, 30, 35 or 40 nm, including ranges between any of the foregoing values. - The terms “epitaxy,” “epitaxial” and/or “epitaxial growth and/or deposition” refer to the growth of a semiconductor material layer on a deposition surface of a semiconductor material, in which the semiconductor material layer being grown assumes the same crystalline habit as the semiconductor material of the deposition surface. For example, in an epitaxial deposition process, chemical reactants provided by source gases are controlled and the system parameters are set so that depositing atoms alight on the deposition surface and remain sufficiently mobile via surface diffusion to orient themselves according to the crystalline orientation of the atoms of the deposition surface. Therefore, an epitaxial semiconductor material has the same crystalline characteristics as the deposition surface on which it is formed. For example, an epitaxial semiconductor material deposited on a (100) crystal surface will take on a (100) orientation. Epitaxial source/drain junctions may comprise silicon germanium (SiGe), carbon-doped silicon (Si:C), or another suitable semiconductor material.
- By way of example, epitaxial silicon germanium can be deposited using silane (SiH4) and germane (GeH4) as source gases. In exemplary embodiments, the germanium content of the epitaxial silicon germanium may range from 5 to 60 atomic percent, e.g., 5, 10, 20, 50 or 60 at. %, including ranges between any of the foregoing values.
- In addition to, or in lieu of, epitaxial source and drain junctions, a blanket doping technique may be used to (further) dope source and drain regions within
semiconductor fins 200 to form active regions. As used herein, an “active region” refers to a semiconductor material portion within a semiconductor device through which charge carriers flow during operation of the device. Suitable doping techniques may include, but are not limited to, ion implantation, gas phase doping, plasma doping, plasma immersion ion implantation, cluster doping, infusion doping, liquid phase doping, solid phase doping, or any suitable combination of those techniques. In one embodiment, dopants may be implanted by one or more rounds of angled ion implantation. In alternate embodiments, ion implantation to dope source/drain junctions may be performed before or after the formation of the source/drain junctions. For instance, doping of the source/drain junctions by ion implantation may be used to supplement doping by diffusion from one or more epitaxial layers, or vice versa. The implant dose and implant energy may be selected based on the requirements of the device. - As known to those skilled in the art, doping changes the electron and hole carrier concentrations of an intrinsic semiconductor at thermal equilibrium. A doped layer or region may be p-type or n-type. As used herein, “p-type” refers to the addition of impurities to an intrinsic semiconductor that creates a deficiency of valence electrons. For silicon, example p-type dopants, i.e., impurities, include but are not limited to, boron, aluminum, gallium, and indium. As used herein, “n-type” refers to the addition of impurities that contribute free electrons to an intrinsic semiconductor. For silicon, example n-type dopants, i.e., impurities, include but are not limited to, antimony, arsenic, and phosphorus. A p-type dopant is used to manufacture a PFET and an n-type dopant is used to manufacture an NFET.
- By way of non-limiting example, a doped region, e.g., source or drain region, is doped with arsenic or phosphorus to form an n-type region. In another example, a doped region is doped with boron to form a p-type region. The dopant concentration within the source and drain regions may range from 1×1019 atoms/cm3 to 5×1022 atoms/cm3, e.g., 1×1019, 2×1019, 5×1019, 1×1020, 2×1020, 5×1020, 1×1021, 2×1021, 5×1021, 1×1022, 2×1022 and 5×1022 atoms/cm3, including ranges between any of the foregoing values. It will be recognized that whenever a region is identified as a source region or a drain region, it is only for convenience as the source and drain regions could be interchanged as understood in the art.
- Each doped region within the
semiconductor fins 200 may have the same or different doping concentrations and/or conductivities. Thesacrificial gate structure 300 andsidewall spacers 350 can aid in defining the location of the source/drain junctions by shielding portions of thefins 200, e.g., portions within the channel region during epitaxial growth and/or implantation. - Activation annealing may be performed to activate the source/drain junctions. For instance, a drive-in anneal (e.g., 600° C. to 1400° C.) can be used to diffuse dopant species and generate a desired dopant profile. The dopant profile within the
fins 200 may be constant or variable. For example, after annealing, the dopant concentration within the fins may vary laterally, i.e., along a widthwise direction of the fins, with a minimum dopant concentration (e.g., 1×1019 to <5×1022 atoms/cm3) along a central axis of the fins and a maximum dopant concentration (e.g., >1×1019 to 5×1022 atoms/cm3) at opposing sidewall surfaces thereof. In further embodiments, the dopant concentration within the fins may vary along a lengthwise direction of the fins. - Since the adoption of epitaxially-formed source/drain regions, manufacturing schemes have migrated to a “tucked” active format to facilitate uniform epitaxial growth. However, the improvement in uniformity has been achieved at the design area expense of a minimum of one contacted poly pitch between all adjacent active regions that do not terminate on the same electrical net.
- In various embodiments, referring to
FIGS. 2A and 2B , after forming source/drain junctions, a firstdielectric layer 400 is deposited over exposed portions of thefins 200 and over thesidewall spacers 350 between adjacentsacrificial gate structures 300. Firstdielectric layer 400 may comprise a spin-on oxide or a plasma-enhanced chemical vapor deposited (PECVD) oxide, for example, which will deposit over both the top surface of thefins 200, as well as over the sidewalls of thesidewall spacers 350. Alternatively, a non-conformal dielectric layer can be deposited using a high density plasma (HDP) deposition process. - As seen in
FIG. 2B , thefirst dielectric layer 400 may be planarized, typically using a chemical mechanical polishing process, to expose a top surface ofsacrificial gate cap 320. Chemical mechanical polishing (CMP) is a material removal process that uses both chemical reactions and mechanical forces to remove material and planarize a surface. - Referring to
FIGS. 3A and 3B , an intermediate architecture is shown where one or more etching processes are performed to remove one or more firstsacrificial gate structures 301, i.e., thesacrificial gate cap 320 and thesacrificial gate 310, to defineopenings 415 and expose thesurface 200S offins 200 within theopenings 415 where the fins will be cut. - To form
openings 415, an optional masking layer and a photoresist layer (not shown) can be deposited over the structure ofFIG. 2 . The photoresist layer may include a positive-tone photoresist composition, a negative-tone photoresist composition, or a hybrid-tone photoresist composition. The layer of photoresist material may be formed by a deposition process such as, for example, spin-on coating. The deposited photoresist is then subjected to a pattern of irradiation, and the exposed photoresist material is developed using a conventional resist developer. The pattern of openings provided by the patterned photoresist material exposes selectedsacrificial gate structures 301, which may be removed by at least one etching process. - The etching process may be an isotropic etch or an anisotropic etch. In various embodiments, a dry etching process such as, for example, reactive ion etching (RIE) can be used. In other embodiments, a wet chemical etchant can be used. In still further embodiments, a combination of dry etching and wet etching can be used. The photoresist may be consumed during the etch process, stripped after etching of the
sacrificial gate structures 301 has been completed, or removed by ashing. - According to various embodiments, the remaining
sacrificial gate structures 302,sidewall spacers 350 and firstdielectric layer 400 cooperate for form a self-aligned etch mask for removing the portions of the fins exposed withinopenings 415. As explained in further detail below, remaining (second)sacrificial gate structures 302 will be removed during subsequent processing to define a replacement gate cavity where a replacement gate structure will be formed. -
FIGS. 4A and 4B show afirst fin segment 200A and asecond fin segment 200B defined by removing the exposed portion of eachfin 200 at the bottom ofopening 415. As will be appreciated, the overlay tolerances of a masking layer (e.g., photoresist layer) required to achieve agap 425 having a width (w) between opposing ends ofcut fin segments sacrificial gate structures 301 can be larger than the dimension of the structure being removed because of etch selectivity between the materials of thesacrificial gate structure 300 and the surrounding structure. - For an SOL fin, the fin cut etch is sufficient to remove the fin in the exposed
sacrificial gate opening 415. For a fin formed on a bulk semiconductor substrate, according to certain embodiments, the fin cut etch is sufficiently deep to remove silicon above a punch-through stop doping layer in the substrate to ensure isolation between the first andsecond fin segments - According to certain embodiments, the cut ends of
fin segments sidewall spacers 350, i.e., each end surface of the cut fin is co-planar with a respective exposed surface of the sidewalls spacers. In such a case, the length of the removed fin segment is substantially equal to the width (w) of the firstsacrificial gate structure 301, i.e., 15 to 30 nm. - Referring to
FIGS. 5A and 5B , anisolation dielectric layer 500 is deposited intoopenings 415 and into thegap 425 between opposing ends ofcut fin segments Isolation dielectric layer 500 may comprise an oxide, nitride or oxynitride such as, for example, silicon dioxide, silicon nitride or silicon oxynitride. - Referring to
FIG. 6 , shown is a cross-sectional view of a post-replacement metal gate (RMG) device architecture. The structure ofFIG. 5B is etched back or polished, e.g., using chemical mechanical polishing, to remove sacrificial gate caps 320 and portions of thesidewall spacers 350, firstdielectric layer 400 andisolation dielectric layer 500, and expose a top surface ofsacrificial gates 310. As a result, in an intermediate structure, a top surface of theisolation dielectric layer 500 is co-planar with a top surface of an adjacentsacrificial gate structure 300. Then, one or more etching processes are performed to remove the remaining (second)sacrificial gate structures 302 to define a replacement gate cavity where areplacement gate architecture 600 is to be formed. - As known to those skilled in the art, the
gate architecture 600 includes a gate dielectric and a gate conductor (not separately shown). A gate dielectric layer may be formed by thermal oxidation, typically at 750-800° C., or alternatively, may be formed by depositing a conformal dielectric layer. The terms “conformal layer” and “conformally deposited layer” denote a layer having a thickness that deviates by no more than 20% (e.g., less than 5, 10 or 20%) from an average thickness of the layer. According to certain embodiments, the gate dielectric layer may comprise silicon dioxide, silicon nitride, silicon oxynitride, a high-k dielectric, and/or other suitable material. - As used herein, a high-k material has a dielectric constant greater than that of silicon dioxide. A high-k dielectric may include a binary or ternary compound such as hafnium oxide (HfO2). Further exemplary high-k dielectrics include, but are not limited to, ZrO2, La2O3, Al2O3, TiO2, SrTiO3, BaTiO3, LaAlO3, Y2O3, HfOxNy, HfSiOxNy, ZrOxNy, La2OxNy, Al2OxNy, TiOxNy, SrTiOxNy, LaAlOxNy, Y2OxNy, SiOxNy, SiNx, a silicate thereof, and an alloy thereof. Each value of x may independently vary from 0.5 to 3, and each value of y may independently vary from 0 to 2.
- The gate dielectric may be deposited directly onto exposed surfaces of the fins by a suitable process such as atomic layer deposition (ALD), chemical vapor deposition (CVD), physical vapor deposition (PVD), thermal oxidation, UV-ozone oxidation, or combinations thereof. The gate dielectric thickness may range from 1 nm to 10 nm, e.g., 1, 2, 4, 6, 8 or 10 nm, including ranges between any of the foregoing. In various embodiments, the gate dielectric includes a thin layer (e.g., 0.5 nm) of silicon dioxide and an overlying layer of high-k dielectric material.
- A gate electrode is formed over the gate dielectric layer(s). The gate electrode may include a conductive material such as polysilicon, although amorphous silicon, a combination of amorphous silicon and polysilicon, polysilicon-germanium, or any other appropriate material may be used. When the gate electrode layer is a silicon material, it may be deposited as a doped layer (in situ doping).
- In addition, in some embodiments, it might be advantageous to employ a metal gate conductor layer, such as Al, W, Cu, Ti, Ta, W, Pt, Ag, Au, Ru, Ir, Rh and Re, alloys of conductive metals, e.g., Al-Cu, silicides of a conductive metal, e.g., W silicide, and Pt silicide, or other conductive metal compounds such as TiN, TiC, TiSiN, TiTaN, TaN, TaAlN, TaSiN, TaRuN, WSiN, NiSi, CoSi, as well as combinations thereof.
- The gate electrode may comprise one or more layers of such materials such as, for example, a metal stack including a work function metal layer and/or a liner. In various embodiments, the thickness of the work function metal layer is 3 to 5 nm. The gate electrode (e.g., work function metal layer) may be a conformal layer that is formed over exposed surfaces of the structure and then selectively removed to define the desired geometry.
- The gate electrode can be formed utilizing a conventional deposition process such as, for example, ALD, CVD, metalorganic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), PVD, sputtering, plating, evaporation, ion beam deposition, electron beam deposition, laser assisted deposition, or chemical solution deposition.
- The gate stacks 600 have been planarized with respect to a top surface of
sidewall spacers 350, firstdielectric layer 400, andisolation dielectric layer 500. - Referring still to
FIG. 6 , contact openings may be formed by removing firstdielectric layer 400 betweenadjacent sidewall spacers 350 to expose source and drain regions of thefins 200. In certain embodiments, the first dielectric material differs from the sidewall spacer material such that etching of thefirst dielectric layer 400 may be selective to thesidewall spacers 350. - As shown in
FIG. 7 , aconductive contact structure 700 may be formed within the contact openings and in electrical contact withfin segments conductive contact structure 700 may comprise a tungsten-containing material such as tungsten or tungsten silicide. In other embodiments, the conductive contact structure may comprise cobalt, titanium, titanium nitride, nickel or ruthenium, as well as combinations thereof, although other conductive materials may be used. By way of example, theconductive contact structure 700 may include a layer of titanium (5 nm) and a layer of titanium nitride (10 nm). During the annealing, titanium metal reacts with silicon to form titanium silicide. - The
conductive contact structure 700 may be deposited by evaporation, sputtering, or other known physical vapor deposition (PVD) techniques, and then planarized using chemical mechanical polishing. - The method disclosed herein is shown in
FIGS. 1A-5A as comprising fourillustrative fins 200. However, as will be recognized by those skilled in the art, the methods and structures disclosed herein may be employed when manufacturing devices having any number of fins. - The FinFET devices according to the present application may be used in conjunction with a variety of different circuits, such as high performance logic, low power logic or high density memory devices, including high density multi-gigabit DRAMs. Furthermore, FinFET-based devices may be combined with other elements, such as capacitors, resistors, diodes, memory cells, and the like.
- The present application provides a device architecture and manufacturing method that overcome many of the deficiencies of conventional structures and methods, where a self-aligned process is used to form an isolation architecture that enables the formation of advanced node FinFET devices arranged at a decreased pitch. An exemplary method includes forming a plurality of sacrificial gate structures overlying channel portions of a semiconductor fin, forming sidewall spacers on sidewalls of the sacrificial gate structures and abutting top and sidewall surfaces of the fin, removing a first sacrificial gate structure from over the channel portion to form an opening exposing the channel portion, and removing the channel portion of the fin exposed through the opening to form a cut fin.
- As used herein, the singular forms “a,” “an” and “the” include plural referents unless the context clearly dictates otherwise. Thus, for example, reference to a “semiconductor fin” includes examples having two or more such “semiconductor fins” unless the context clearly indicates otherwise.
- Unless otherwise expressly stated, it is in no way intended that any method set forth herein be construed as requiring that its steps be performed in a specific order. Accordingly, where a method claim does not actually recite an order to be followed by its steps or it is not otherwise specifically stated in the claims or descriptions that the steps are to be limited to a specific order, it is no way intended that any particular order be inferred. Any recited single or multiple feature or aspect in any one claim can be combined or permuted with any other recited feature or aspect in any other claim or claims.
- As used herein, an element such as a layer or region that is “on” or “over” or “disposed over” a substrate or other layer refers to formation above, or in contact with, a surface of the substrate or layer. For example, where it is noted or recited that a layer is disposed over a substrate or other layer, it is contemplated that intervening structural layers may optionally be present between the layer and the substrate. In contrast, when an element is referred to as being “directly on” or “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “beneath” or “under” another element, it can be directly beneath or under the other element, or intervening elements may be present. In contrast, when an element is referred to as being “directly beneath” or “directly under” another element, there are no intervening elements present.
- While various features, elements or steps of particular embodiments may be disclosed using the transitional phrase “comprising,” it is to be understood that alternative embodiments, including those that may be described using the transitional phrases “consisting essentially of” or “consisting,” are implied. Thus, for example, implied alternative embodiments to a gate dielectric that comprises silicon dioxide and a high-k dielectric include embodiments where a gate dielectric consists essentially of silicon dioxide and a high-k dielectric and embodiments where a gate dielectric consists of silicon dioxide and a high-k dielectric.
- It will be apparent to those skilled in the art that various modifications and variations can be made to the present invention without departing from the spirit and scope of the invention. Since modifications, combinations, sub-combinations and variations of the disclosed embodiments incorporating the spirit and substance of the invention may occur to persons skilled in the art, the invention should be construed to include everything within the scope of the appended claims and their equivalents.
Claims (19)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/451,869 US10074571B1 (en) | 2017-03-07 | 2017-03-07 | Device with decreased pitch contact to active regions |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/451,869 US10074571B1 (en) | 2017-03-07 | 2017-03-07 | Device with decreased pitch contact to active regions |
Publications (2)
Publication Number | Publication Date |
---|---|
US10074571B1 US10074571B1 (en) | 2018-09-11 |
US20180261512A1 true US20180261512A1 (en) | 2018-09-13 |
Family
ID=63406462
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/451,869 Active US10074571B1 (en) | 2017-03-07 | 2017-03-07 | Device with decreased pitch contact to active regions |
Country Status (1)
Country | Link |
---|---|
US (1) | US10074571B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190103477A1 (en) * | 2017-09-29 | 2019-04-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFet Device and Method of Forming the Same |
US10325912B2 (en) * | 2017-10-30 | 2019-06-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure cutting process and structures formed thereby |
US20190355623A1 (en) * | 2017-03-21 | 2019-11-21 | Semiconductor Manufacturing International (Shanghai) Corporation | Method to form hybrid sige fin |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108807531B (en) * | 2017-04-26 | 2021-09-21 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device and method for manufacturing the same |
US10497778B2 (en) | 2017-11-30 | 2019-12-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
CN112133633A (en) * | 2019-06-25 | 2020-12-25 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device and method of forming the same |
US11205648B2 (en) * | 2020-05-05 | 2021-12-21 | Globalfoundries U.S. Inc. | IC structure with single active region having different doping profile than set of active regions |
US20230042567A1 (en) * | 2021-08-09 | 2023-02-09 | International Business Machines Corporation | Reduced parasitic capacitance semiconductor device containing at least one local interconnect passthrough structure |
US20240105768A1 (en) * | 2022-09-22 | 2024-03-28 | International Business Machines Corporation | Epi growth uniformity with source/drain placeholder |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140080275A1 (en) * | 2012-09-20 | 2014-03-20 | International Business Machines Corporation | Multigate FinFETs with Epitaxially-Grown Merged Source/Drains |
US20150129982A1 (en) * | 2013-11-14 | 2015-05-14 | International Business Machines Corporation | FinFET DEVICE INCLUDING FINS HAVING A SMALLER THICKNESS IN A CHANNEL REGION, AND A METHOD OF MANUFACTURING SAME |
US9461168B1 (en) * | 2015-11-30 | 2016-10-04 | International Business Machines Corporation | Channel strain and controlling lateral epitaxial growth of the source and drain in FinFET devices |
US9576857B1 (en) * | 2016-03-02 | 2017-02-21 | Globalfoundries Inc. | Method and structure for SRB elastic relaxation |
US20170062590A1 (en) * | 2015-09-01 | 2017-03-02 | International Business Machines Corporation | Fin cut for taper device |
US9929157B1 (en) * | 2016-12-22 | 2018-03-27 | Globalfoundries Inc. | Tall single-fin fin-type field effect transistor structures and methods |
-
2017
- 2017-03-07 US US15/451,869 patent/US10074571B1/en active Active
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140080275A1 (en) * | 2012-09-20 | 2014-03-20 | International Business Machines Corporation | Multigate FinFETs with Epitaxially-Grown Merged Source/Drains |
US20150129982A1 (en) * | 2013-11-14 | 2015-05-14 | International Business Machines Corporation | FinFET DEVICE INCLUDING FINS HAVING A SMALLER THICKNESS IN A CHANNEL REGION, AND A METHOD OF MANUFACTURING SAME |
US20170062590A1 (en) * | 2015-09-01 | 2017-03-02 | International Business Machines Corporation | Fin cut for taper device |
US20170062233A1 (en) * | 2015-09-01 | 2017-03-02 | International Business Machines Corporation | Fin cut for taper device |
US20170213741A1 (en) * | 2015-09-01 | 2017-07-27 | International Business Machines Corporation | Fin cut for taper device |
US20170243956A1 (en) * | 2015-09-01 | 2017-08-24 | International Business Machines Corporation | Fin cut for taper device |
US9461168B1 (en) * | 2015-11-30 | 2016-10-04 | International Business Machines Corporation | Channel strain and controlling lateral epitaxial growth of the source and drain in FinFET devices |
US9576857B1 (en) * | 2016-03-02 | 2017-02-21 | Globalfoundries Inc. | Method and structure for SRB elastic relaxation |
US9929157B1 (en) * | 2016-12-22 | 2018-03-27 | Globalfoundries Inc. | Tall single-fin fin-type field effect transistor structures and methods |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190355623A1 (en) * | 2017-03-21 | 2019-11-21 | Semiconductor Manufacturing International (Shanghai) Corporation | Method to form hybrid sige fin |
US20190103477A1 (en) * | 2017-09-29 | 2019-04-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFet Device and Method of Forming the Same |
US10505021B2 (en) * | 2017-09-29 | 2019-12-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFet device and method of forming the same |
US10840357B2 (en) | 2017-09-29 | 2020-11-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET device and method of forming same |
US10325912B2 (en) * | 2017-10-30 | 2019-06-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure cutting process and structures formed thereby |
US11502076B2 (en) | 2017-10-30 | 2022-11-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure cutting process and structures formed thereby |
US11894370B2 (en) | 2017-10-30 | 2024-02-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure cutting process and structures formed thereby |
Also Published As
Publication number | Publication date |
---|---|
US10074571B1 (en) | 2018-09-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9831346B1 (en) | FinFETs with air-gap spacers and methods for forming the same | |
US10600912B2 (en) | Self-aligned replacement metal gate spacerless vertical field effect transistor | |
US10074571B1 (en) | Device with decreased pitch contact to active regions | |
US9972494B1 (en) | Method and structure to control channel length in vertical FET device | |
US10256302B2 (en) | Vertical transistor with air-gap spacer | |
US9786788B1 (en) | Vertical-transport FinFET device with variable Fin pitch | |
US10734233B2 (en) | FinFET with high-k spacer and self-aligned contact capping layer | |
US10014409B1 (en) | Method and structure to provide integrated long channel vertical FinFET device | |
US10164104B2 (en) | Method to form air-gap spacers and air-gap spacer-containing structures | |
US10069011B2 (en) | Method for fabricating a FinFET metallization architecture using a self-aligned contact etch | |
US9812575B1 (en) | Contact formation for stacked FinFETs | |
US10283608B2 (en) | Low resistance contacts to source or drain region of transistor | |
US20190067474A1 (en) | Vertical finfet with improved top source/drain contact | |
US20180108654A1 (en) | Finfet device with low resistance fins | |
US10177047B2 (en) | Trench gate first CMOS | |
US10879180B2 (en) | FinFET with etch-selective spacer and self-aligned contact capping layer | |
US10373873B1 (en) | Gate cut in replacement metal gate process | |
US10147648B1 (en) | Vertical fin gate structure for RF device | |
US10242867B2 (en) | Gate pickup method using metal selectivity | |
US9905473B1 (en) | Self-aligned contact etch for fabricating a FinFET | |
US11081398B2 (en) | Method and structure to provide integrated long channel vertical FinFet device | |
US10497798B2 (en) | Vertical field effect transistor with self-aligned contacts |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GREENE, BRIAN J.;NARASIMHA, SHREESH;STIFFLER, SCOTT R.;SIGNING DATES FROM 20170213 TO 20170303;REEL/FRAME:041485/0431 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |