US20180226343A1 - Fabrication of vertical fuses from vertical fins - Google Patents
Fabrication of vertical fuses from vertical fins Download PDFInfo
- Publication number
- US20180226343A1 US20180226343A1 US15/425,589 US201715425589A US2018226343A1 US 20180226343 A1 US20180226343 A1 US 20180226343A1 US 201715425589 A US201715425589 A US 201715425589A US 2018226343 A1 US2018226343 A1 US 2018226343A1
- Authority
- US
- United States
- Prior art keywords
- vertical
- fin
- substrate
- region
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title description 5
- 229910021332 silicide Inorganic materials 0.000 claims abstract description 179
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims abstract description 172
- 239000000758 substrate Substances 0.000 claims abstract description 146
- 239000000463 material Substances 0.000 claims description 46
- 229910052751 metal Inorganic materials 0.000 claims description 39
- 239000002184 metal Substances 0.000 claims description 39
- 238000000034 method Methods 0.000 claims description 36
- 238000005267 amalgamation Methods 0.000 claims description 33
- 230000000903 blocking effect Effects 0.000 claims description 23
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 17
- 230000005669 field effect Effects 0.000 claims description 16
- 230000015572 biosynthetic process Effects 0.000 claims description 13
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 claims description 9
- 239000010936 titanium Substances 0.000 claims description 8
- 229910017052 cobalt Inorganic materials 0.000 claims description 6
- 239000010941 cobalt Substances 0.000 claims description 6
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 claims description 6
- 238000005530 etching Methods 0.000 claims description 6
- 229910052759 nickel Inorganic materials 0.000 claims description 5
- 229910052715 tantalum Inorganic materials 0.000 claims description 5
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 claims description 5
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 claims description 4
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 4
- YXTPWUNVHCYOSP-UHFFFAOYSA-N bis($l^{2}-silanylidene)molybdenum Chemical compound [Si]=[Mo]=[Si] YXTPWUNVHCYOSP-UHFFFAOYSA-N 0.000 claims description 4
- 239000010949 copper Substances 0.000 claims description 4
- 229910052750 molybdenum Inorganic materials 0.000 claims description 4
- 239000011733 molybdenum Substances 0.000 claims description 4
- 229910021344 molybdenum silicide Inorganic materials 0.000 claims description 4
- 229910021334 nickel silicide Inorganic materials 0.000 claims description 4
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 claims description 4
- 229910052719 titanium Inorganic materials 0.000 claims description 4
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 4
- 229910052721 tungsten Inorganic materials 0.000 claims description 4
- 239000010937 tungsten Substances 0.000 claims description 4
- 229910052697 platinum Inorganic materials 0.000 claims description 3
- ZXEYZECDXFPJRJ-UHFFFAOYSA-N $l^{3}-silane;platinum Chemical compound [SiH3].[Pt] ZXEYZECDXFPJRJ-UHFFFAOYSA-N 0.000 claims description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 2
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 2
- UGACIEPFGXRWCH-UHFFFAOYSA-N [Si].[Ti] Chemical group [Si].[Ti] UGACIEPFGXRWCH-UHFFFAOYSA-N 0.000 claims description 2
- 229910052802 copper Inorganic materials 0.000 claims description 2
- WNUPENMBHHEARK-UHFFFAOYSA-N silicon tungsten Chemical compound [Si].[W] WNUPENMBHHEARK-UHFFFAOYSA-N 0.000 claims description 2
- 239000010931 gold Substances 0.000 claims 2
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 claims 2
- MTPVUVINMAGMJL-UHFFFAOYSA-N trimethyl(1,1,2,2,2-pentafluoroethyl)silane Chemical compound C[Si](C)(C)C(F)(F)C(F)(F)F MTPVUVINMAGMJL-UHFFFAOYSA-N 0.000 claims 2
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 claims 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 claims 1
- UQZIWOQVLUASCR-UHFFFAOYSA-N alumane;titanium Chemical compound [AlH3].[Ti] UQZIWOQVLUASCR-UHFFFAOYSA-N 0.000 claims 1
- 229910052782 aluminium Inorganic materials 0.000 claims 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims 1
- 229910052737 gold Inorganic materials 0.000 claims 1
- NFFIWVVINABMKP-UHFFFAOYSA-N methylidynetantalum Chemical compound [Ta]#C NFFIWVVINABMKP-UHFFFAOYSA-N 0.000 claims 1
- 229910052707 ruthenium Inorganic materials 0.000 claims 1
- VSZWPYCFIRKVQL-UHFFFAOYSA-N selanylidenegallium;selenium Chemical compound [Se].[Se]=[Ga].[Se]=[Ga] VSZWPYCFIRKVQL-UHFFFAOYSA-N 0.000 claims 1
- 229910052709 silver Inorganic materials 0.000 claims 1
- 239000004332 silver Substances 0.000 claims 1
- 229910003468 tantalcarbide Inorganic materials 0.000 claims 1
- 239000010410 layer Substances 0.000 description 264
- 125000006850 spacer group Chemical group 0.000 description 66
- 229910052710 silicon Inorganic materials 0.000 description 26
- 239000010703 silicon Substances 0.000 description 26
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 23
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 23
- 230000008569 process Effects 0.000 description 18
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 15
- 230000000873 masking effect Effects 0.000 description 15
- 229910052581 Si3N4 Inorganic materials 0.000 description 14
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 13
- 238000005229 chemical vapour deposition Methods 0.000 description 9
- 239000004065 semiconductor Substances 0.000 description 9
- 239000000377 silicon dioxide Substances 0.000 description 8
- 238000000231 atomic layer deposition Methods 0.000 description 7
- 229910052580 B4C Inorganic materials 0.000 description 6
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 6
- INAHAJYZKVIDIZ-UHFFFAOYSA-N boron carbide Chemical compound B12B3B4C32B41 INAHAJYZKVIDIZ-UHFFFAOYSA-N 0.000 description 6
- 150000001875 compounds Chemical class 0.000 description 6
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 6
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 6
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical compound [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 6
- 238000013461 design Methods 0.000 description 5
- 230000006870 function Effects 0.000 description 5
- 238000010438 heat treatment Methods 0.000 description 5
- 239000012212 insulator Substances 0.000 description 5
- 238000005240 physical vapour deposition Methods 0.000 description 5
- 229920003209 poly(hydridosilsesquioxane) Polymers 0.000 description 5
- 229910052814 silicon oxide Inorganic materials 0.000 description 5
- 230000008859 change Effects 0.000 description 4
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 4
- 235000012239 silicon dioxide Nutrition 0.000 description 4
- PZNSFCLAULLKQX-UHFFFAOYSA-N Boron nitride Chemical compound N#B PZNSFCLAULLKQX-UHFFFAOYSA-N 0.000 description 3
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 3
- 238000003491 array Methods 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 3
- 239000004020 conductor Substances 0.000 description 3
- 239000013078 crystal Substances 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- 238000005498 polishing Methods 0.000 description 3
- 238000003860 storage Methods 0.000 description 3
- 238000012546 transfer Methods 0.000 description 3
- 229910020750 SixGey Inorganic materials 0.000 description 2
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 238000004380 ashing Methods 0.000 description 2
- 238000007664 blowing Methods 0.000 description 2
- 239000007795 chemical reaction product Substances 0.000 description 2
- 229910021419 crystalline silicon Inorganic materials 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000005328 electron beam physical vapour deposition Methods 0.000 description 2
- 239000011229 interlayer Substances 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 229920003229 poly(methyl methacrylate) Polymers 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 239000004926 polymethyl methacrylate Substances 0.000 description 2
- 229910021426 porous silicon Inorganic materials 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 239000000047 product Substances 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- KRHYYFGTRYWZRS-UHFFFAOYSA-M Fluoride anion Chemical compound [F-] KRHYYFGTRYWZRS-UHFFFAOYSA-M 0.000 description 1
- 229910020751 SixGe1-x Inorganic materials 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 229910003481 amorphous carbon Inorganic materials 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 239000000356 contaminant Substances 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000004070 electrodeposition Methods 0.000 description 1
- 238000010894 electron beam technology Methods 0.000 description 1
- 230000009969 flowable effect Effects 0.000 description 1
- -1 for example Substances 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- 238000010884 ion-beam technique Methods 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910003465 moissanite Inorganic materials 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- PEUPIGGLJVUNEU-UHFFFAOYSA-N nickel silicon Chemical compound [Si].[Ni] PEUPIGGLJVUNEU-UHFFFAOYSA-N 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229920003023 plastic Polymers 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000002265 prevention Effects 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
- H01L23/5256—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising fuses, i.e. connections having their state changed from conductive to non-conductive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/3086—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/32051—Deposition of metallic or metal-silicide layers
- H01L21/32053—Deposition of metallic or metal-silicide layers of metal-silicide layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76886—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances
- H01L21/76889—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances by forming silicides of refractory metals
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
- H01L29/456—Ohmic electrodes on silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
Definitions
- the present invention generally relates to formation of a fuse structure from a vertical fin, and more particularly to vertically integrated addressable fuse elements as part of a fuse array.
- Fuses can be used in semiconductor circuits for various purposes, for example, redundancy circuits in memory arrays and devices, and programming of programmable logic arrays. Fuses have typically been implemented in semiconductors using polysilicon or metal as the fuse material. A blown fuse shows a very large increase in resistance. Current to blow such fuses can be exceptionally large, and electro-migration can cause a conductive path to be reformed across a blown metal fuse.
- FETs Field Effect Transistors
- FETs can have a variety of different structures, for example, FETs have been fabricated with the source, channel, and drain formed in the substrate material itself, where the current flows horizontally (i.e., in the plane of the substrate), and finFETs have been formed with the channel extending outward from the substrate, but where the current also flows horizontally from a source to a drain.
- the channel for the finFET can be an upright slab of thin rectangular Si, commonly referred to as the fin with a gate on the fin, as compared to a typical planar FET with a single gate parallel to the plane of the substrate.
- an n-FET or a p-FET can be formed.
- a vertical fuse element including, a conductive silicide base on a surface of a substrate, and a conductive silicide pillar extending in a direction perpendicular to the surface of the substrate, where the conductive silicide pillar is on the conductive silicide base, and wherein the conductive silicide pillar includes an upper portion having a width, W 5 , a base having a width, W 6 , and a neck region having a width, W 7 , where W 7 ⁇ W 5 , and W 7 ⁇ W 6 is provided.
- a method of forming a vertical fuse element including, forming a vertical fin on a substrate, forming a fin cap on the vertical fin, where the fin cap covers an upper portion of the vertical fin and leaves a lower portion of the vertical fin exposed, and reducing the width of the lower portion of the vertical fin to form a neck region between the upper portion and the lower portion of the vertical fin is provided.
- a method of forming an array of vertical fuse elements on a first region of a substrate adjacent to a second region of the substrate having fin field effect transistors including, forming a plurality of vertical fins on the substrate; forming a blocking layer on the plurality of vertical fins; removing a portion of the blocking layer from the first region of the substrate to expose one or more vertical fins on the first region of the substrate, where the first region is adjacent to the second region of the substrate having one or more vertical fins covered by a remaining portion of the blocking layer; forming a fin cap on each of the exposed one or more vertical fins, where a lower portion of the one or more vertical fins remains exposed after formation of the fin cap(s) on each of the exposed one or more vertical fins; reacting the exposed lower portion of the one or more vertical fins to form a sacrificial layer on the exposed lower portion of each of the one or more vertical fins; and removing the sacrificial layer from the lower portion of each of the
- FIG. 1 is a cross-sectional side view showing a substrate, in accordance with an embodiment of the present invention
- FIG. 2 is a cross-sectional side view showing a fin template layer formed on the surface of the substrate, a mandrel layer formed on the fin template layer, a mandrel template layer formed on the mandrel layer, and a mandrel mask layer formed on the mandrel template layer, in accordance with an embodiment of the present invention
- FIG. 3 is a cross-sectional side view showing a patterned mandrel mask layer on the mandrel template layer, in accordance with an embodiment of the present invention
- FIG. 4 is a cross-sectional side view showing a patterned mandrel mask layer on the mandrel templates and sacrificial mandrels, in accordance with an embodiment of the present invention
- FIG. 5 is a cross-sectional side view showing a sidewall layer formed on the mandrel templates, sacrificial mandrels, and fin template layer, in accordance with an embodiment of the present invention
- FIG. 6 is a cross-sectional side view showing sidewalls spacers formed on opposite sides of the sacrificial mandrels, in accordance with an embodiment of the present invention
- FIG. 7 is a cross-sectional side view showing sidewall spacers formed on the fin template layer after removal of the sacrificial mandrels, in accordance with an embodiment of the present invention.
- FIG. 8 is a cross-sectional side view showing fin templates formed on the substrate and sidewall spacers on each fin template, in accordance with an embodiment of the present invention.
- FIG. 9 is a cross-sectional side view showing a plurality of vertical fins formed on the substrate with a fin template and a sidewall spacer on each vertical fin, in accordance with an embodiment of the present invention.
- FIG. 10 is a cross-sectional side view showing a fin template remaining on each tapered vertical fin after removal of the sidewall spacers, in accordance with an embodiment of the present invention.
- FIG. 11 is a cross-sectional side view showing a spacer layer on the vertical fins and substrate, in accordance with an embodiment of the present invention.
- FIG. 12 is a cross-sectional side view showing a spacer layer with a reduced height exposing the fin templates and an upper portion of the vertical fins, in accordance with an embodiment of the present invention
- FIG. 13 is a cross-sectional side view showing a capping layer on the fin templates, and the exposed portions of the vertical fins and spacer layer, in accordance with an embodiment of the present invention
- FIG. 14 is a cross-sectional side view showing fin caps on the upper portion of each vertical fin, in accordance with an embodiment of the present invention.
- FIG. 15 is a cross-sectional side view showing a sacrificial layer formed on the sidewalls of each vertical fin, in accordance with an embodiment of the present invention.
- FIG. 16 is a cross-sectional side view showing a thinned vertical fin have a fuse structure after removal of the sacrificial layer on the sidewalls of each vertical fin, in accordance with an embodiment of the present invention
- FIG. 17 is a cross-sectional side view showing thinned vertical fins after removal of the fin cap from each vertical fin, in accordance with an embodiment of the present invention.
- FIG. 18 is a cross-sectional side view showing an amalgamation layer formed on the vertical fins having a fuse structure and exposed substrate surface, in accordance with an embodiment of the present invention.
- FIG. 19 is a cross-sectional side view showing the vertical fins converted to conductive silicide pillars and a surface region of the substrate converted to a conductive silicide base by a heat treatment, in accordance with an embodiment of the present invention
- FIG. 20 is a cross-sectional side view showing the conductive silicide pillars on separate sections of the conductive silicide base after masking and removal of a portion of the silicide base, in accordance with an embodiment of the present invention
- FIG. 21 is a cross-sectional side view showing metal electrodes formed to the separate conductive silicide base segments and the conductive silicide pillars, in accordance with an embodiment of the present invention.
- FIG. 22 is a top view showing exposed metal electrodes formed to the conductive silicide pillars and the separate conductive silicide bases on the substrate, in accordance with an embodiment of the present invention
- FIG. 23 is a top view of blocking layers formed on two regions of a substrate and vertical fins formed on two other regions of the substrate adjacent to at least one of the regions covered by a blocking layer, in accordance with an embodiment of the present invention.
- FIG. 24 is a top view of vertical FinFETs formed on two regions of a substrate and fuse elements formed on two other regions of the substrate adjacent to at least one of the regions having vertical FinFETs, in accordance with an embodiment of the present invention.
- Principles and embodiments of the present invention relate generally to forming fuse structures during front end of line (FEOL) processing utilizing semiconductor features and process steps that can also be used to form transistors devices.
- the fuse structures can be formed using fabrication processes that are also used to form other semiconductor devices of approximately the same size on the same substrate.
- a vertical fin that can form a horizontal or vertical channel of a field effect transistor (FET) can be utilized to form a vertical fuse element by modifying the vertical fin's physical structure and chemical composition.
- the vertical fin(s) having a fuse structure can form vertical fuse elements.
- Principles and embodiments of the present invention also relates generally to an array of fuse elements on a region of a substrate adjacent to a region of fin field effect transistors (FinFETS), where the vertical fuse elements can be electrically coupled to the FinFETS.
- FinFETS fin field effect transistors
- the combination of FinFETS and fuse elements on the same substrate can provide on-chip non-volatile memory.
- Principles and embodiments of the present invention also relate generally to an addressable array of fuse elements, where one or more fuse elements of the array may be selectively blown (i.e., form an open circuit state), for example, to program an electrically programmable read-only memory (EPROM), or to configure circuits and/or program functionality into an application specific integrated circuit (ASIC), or to electrically decouple portions of memory identified as bad sectors from a memory circuit.
- EPROM electrically programmable read-only memory
- ASIC application specific integrated circuit
- Blowing a fuse element can cause an associated memory bit to read as a ‘0’.
- non-volatile memory including, electrically programmable read-only memory (EPROM), field programmable read-only memory (FPROM), application specific integrated circuits (ASICs), and as a fingerprinting feature of a device.
- EPROM electrically programmable read-only memory
- FPROM field programmable read-only memory
- ASICs application specific integrated circuits
- the fuse elements and/or array of fuse elements can be implemented to form a predetermined pattern of open and closed electrical paths that can uniquely identify a device, a portion or a device, or a function of a device, where the pattern of blown and unblown fuses can function as an electrical or digital fingerprint (e.g., a group of parallel voltages/currents or a sequence of “1”s and “0”s).
- the fingerprint may be used for theft prevention and identification.
- the materials and layers can be deposited by physical vapor deposition (PVD), chemical vapor deposition (CVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), or any of the various modifications thereof, for example, plasma-enhanced chemical vapor deposition (PECVD), metal-organic chemical vapor deposition (MOCVD), low pressure chemical vapor deposition (LPCVD), electron-beam physical vapor deposition (EB-PVD), and plasma-enhanced atomic layer deposition (PEALD).
- PECVD plasma-enhanced chemical vapor deposition
- MOCVD metal-organic chemical vapor deposition
- LPCVD low pressure chemical vapor deposition
- EB-PVD electron-beam physical vapor deposition
- PEALD plasma-enhanced atomic layer deposition
- the depositions can be epitaxial processes, and the deposited material can be crystalline.
- formation of a layer can be by one or more deposition processes, where, for example, a conformal layer may be formed by a first process (e.g., ALD, PEALD, etc.) and a fill may be formed by a second process (e.g., CVD, electrodeposition, PVD, etc.).
- a first process e.g., ALD, PEALD, etc.
- a second process e.g., CVD, electrodeposition, PVD, etc.
- FIG. 1 a cross-sectional side view of a substrate is shown, in accordance with an embodiment of the present invention.
- a substrate 110 can be a semiconductor or an insulator with an active surface semiconductor layer.
- the substrate can include crystalline, semi-crystalline, microcrystalline, or amorphous regions.
- the substrate can be essentially (i.e., except for contaminants) a single element (e.g., silicon), primarily (i.e., with doping) of a single element, for example, silicon (Si) or germanium (Ge), or the substrate can include a compound, for example, Al 2 O 3 , SiO 2 , GaAs, SiC, or SiGe.
- the substrate can also have multiple material layers, for example, a semiconductor-on-insulator substrate (SeOI), a silicon-on-insulator substrate (SOI), germanium-on-insulator substrate (GeOI), or silicon-germanium-on-insulator substrate (SGOI).
- the substrate can also have other layers forming the substrate, including high-k oxides and/or nitrides.
- the substrate 110 can be a silicon wafer.
- the substrate can be a single crystal silicon (Si), silicon germanium (SiGe), or III-V semiconductor (e.g., GaAs) wafer, or have a single crystal silicon (Si), silicon germanium (SiGe), or III-V semiconductor (e.g., GaAs) surface/active layer.
- FIG. 2 is a cross-sectional side view showing a fin template layer formed on the surface of the substrate, a mandrel layer formed on the fin template layer, a mandrel template layer formed on the mandrel layer, and a mandrel mask layer formed on the mandrel template layer, in accordance with an embodiment of the present invention
- a fin template layer 120 can be formed on at least a portion of a surface of a substrate 110 .
- the fin template layer 120 can be formed on the substrate surface by CVD, PECVD, PVD, thermal growth, or combinations thereof, where the fin template layer 120 can be blanket deposited on the substrate.
- the fin template layer 120 can have a thickness in the range of about 20 nm to about 70 nm, or in the range of about 20 nm to about 50 nm, or in the range of about 50 nm to about 70 nm, or in the range of about 30 nm to about 60 nm, where the thickness of the fin template layer 120 can define the height of subsequently formed source/drain projections. Other thicknesses are also contemplated.
- a fin template layer 120 can be a hard mask layer for masking the substrate during transfer of a vertical fin pattern to the substrate 110 .
- the fin template layer 120 can be silicon oxide (SiO), silicon nitride (SiN), silicon oxynitride (SiON), silicon carbonitride (SiCN), silicon boronitride (SiBN), silicon borocarbide (SiBC), silicon boro carbonitride (SiBCN), boron carbide (BC), boron nitride (BN), titanium nitride (TiN), or combinations thereof, where the fin template layer 120 may include one or more layers.
- the fin template layer 120 can also act as an etch-stop layer for forming sacrificial mandrels from a mandrel layer.
- a mandrel layer 130 can be formed on at least a portion of the fin template layer 120 .
- the mandrel layer 130 can be formed by CVD, PECVD, PVD, a spin-on process, or combinations thereof, where the mandrel layer 130 can be blanket deposited on the fin template layer 120 .
- mandrel layer 130 can be a sacrificial material that can be easily and selectively patterned and etched.
- the mandrel layer 130 can be amorphous silicon (a-Si), poly-silicon (p-Si), amorphous carbon (a-C), silicon-germanium (SiGe), an organic planarization layer (OPL), silicon oxide (SiO), silicon nitride (SiN), or suitable combinations thereof.
- a mandrel template layer 140 can be formed on the mandrel layer 130 , where the mandrel template layer can be a hard mask layer.
- the mandrel template layer 140 can be a silicon oxide (SiO), a silicon nitride (SiN), a silicon oxynitride (SiON), a silicon carbonitride (SiCN), a silicon boronitride (SiBN), a silicon borocarbide (SiBC), a silicon boro carbonitride (SiBCN), a boron carbide (BC), a boron nitride (BN), or combinations thereof, where the mandrel template layer 140 may include one or more layers.
- a mandrel mask layer 150 can be formed on the mandrel template layer 140 , where the mandrel mask layer 150 can be a hard mask layer or soft mask layer for masking the mandrel template layer 140 .
- the mandrel mask layer 150 can be a lithographic resist material (e.g., a photo resist material, an e-beam resist material, etc.).
- the mandrel mask layer 150 can be a positive or negative resist material, for example, Poly (methyl methacrylate) (PMMA) or SU-8, or an electron-beam (e-beam) cured material, for example, hydrogen silsesquioxane (HSQ).
- PMMA Poly (methyl methacrylate)
- e-beam electron-beam
- HSQ hydrogen silsesquioxane
- the mandrel mask layer 150 can be formed on the mandrel template layer 140 by a spin on process.
- FIG. 3 is a cross-sectional side view showing a patterned mandrel mask layer on the mandrel template layer, in accordance with an embodiment of the present invention
- the mandrel mask layer 150 can be patterned and developed to form mandrel mask segments 151 on the mandrel template layer 140 , where the mandrel mask segments 151 cover portions of the mandrel template layer 140 and expose other portions of the mandrel template layer.
- the mandrel mask layer 150 can be patterned and developed using processes known in the art.
- the pitch (i.e., center-to-center distance) between adjacent mandrel mask segments 151 can be in the range of about 20 nm to about 60 nm, or in the range of about 20 nm to about 40 nm, or in the range of about 25 nm to about 30 nm, which can determine the pitch between vertical fins.
- FIG. 4 is a cross-sectional side view showing a patterned mandrel mask layer on the mandrel templates and sacrificial mandrels, in accordance with an embodiment of the present invention.
- the exposed portions of the mandrel template layer 140 can be removed by wet etching or by a dry plasma etch, where the dry plasma can be a directional reactive ion etch (RIE). Removal of the exposed portions of the mandrel template layer 140 can form one or more mandrel templates 141 below the mandrel mask segments 151 , and expose underlying portions of the mandrel layer 130 .
- the mandrel templates 141 can be used to transfer the mandrel pattern to the mandrel layer 130 .
- a directional etch e.g., RIE
- RIE etching etch
- FIG. 5 is a cross-sectional side view showing a sidewall layer formed on the mandrel templates, sacrificial mandrels, and fin template layer, in accordance with an embodiment of the present invention.
- the mandrel mask segments 151 can be removed to expose the mandrel templates 141 using a process known in the art (e.g., stripping or ashing).
- a sidewall spacer layer 160 can be formed on the exposed surfaces of the mandrel templates 141 and sacrificial mandrels 131 , where the sidewall spacer layer 160 can be formed by a conformal deposition, for example, ALD or PEALD, to control the thickness of the sidewall spacer layer 160 .
- Sidewall spacer(s) with a greater or lesser thickness can also be formed and used.
- the sidewall spacer layer 160 can have a thickness in the range of about 4 nm to about 20 nm, or in the range of about 6 nm to about 15 nm, or in the range of about 8 nm to about 12 nm, where the thickness of the spacer layer can determine the pitch and/or width of subsequently formed vertical fins.
- a sidewall spacer layer with greater thicknesses or lesser thicknesses are also contemplated.
- the sidewall spacer layer 160 can be silicon oxide (SiO), silicon nitride (SiN), silicon oxynitride (SiON), or combinations thereof.
- FIG. 6 is a cross-sectional side view showing sidewalls spacers formed on opposite sides of the sacrificial mandrels, in accordance with an embodiment of the present invention.
- a portion of the sidewall spacer layer 160 on the fin template layer 120 and the top surfaces of the mandrel templates 141 can be removed by an etch-back process using a directional etch, for example, RIE, to remove the portion of the sidewall spacer layer on surfaces approximately perpendicular to the incident ion beam, while the sidewall spacer layer 160 on the vertical sidewalls of the sacrificial mandrels 131 remain essentially unetched.
- a portion of the sidewall spacer layer 160 on the top surfaces of the mandrel templates 141 can be removed by a chemical-mechanical polishing (CMP) to expose the underlying mandrel templates 141 .
- CMP chemical-mechanical polishing
- a plurality of vertical fins can be formed by a sidewall image transfer (SIT) process, self-aligned double patterning (SADP), or self-aligned quadruple patterning (SAQP) to provide a tight pitch between vertical fins.
- SIT sidewall image transfer
- SADP self-aligned double patterning
- SAQP self-aligned quadruple patterning
- a direct print can be used to provide fins with a looser pitch.
- FIG. 7 is a cross-sectional side view showing sidewall spacers formed on the fin template layer after removal of the sacrificial mandrels, in accordance with an embodiment of the present invention.
- the mandrel templates 141 and sacrificial mandrels 131 can be removed after the sidewalls spacers 161 are formed, where the mandrel templates 141 and sacrificial mandrels 131 can be removed by selective etching (e.g., RIE or wet etch).
- the mandrel templates 141 and sacrificial mandrels 131 can be selectively removed, while the sidewalls spacers 161 remain on the fin template layer 120 forming a fin pattern.
- the sidewalls spacers 161 can be made of a different material from the mandrel templates 141 and sacrificial mandrels 131 , so the mandrel templates 141 and sacrificial mandrels 131 can be selectively removed.
- FIG. 8 is a cross-sectional side view showing fin templates formed on the substrate and sidewall spacers on each fin template, in accordance with an embodiment of the present invention.
- the fin pattern formed by the sidewalls spacers 161 can be transferred to the fin template layer 120 by removing the exposed portion of the fin template layer 120 .
- a portion of the fin template layer 120 can be removed to form a fin template 121 below each of the one or more sidewall spacers 161 by a directional RIE. Removal of the portions of the fin template layer 120 can expose portions of the underlying substrate 110 , surface/active layer(s), or source/drain layer(s) between each of the sidewall spacers 161 and fin templates 121 .
- FIG. 9 is a cross-sectional side view showing a plurality of vertical fins formed on the substrate with a fin template and a sidewall spacer on each vertical fin, in accordance with an embodiment of the present invention.
- one or more vertical fin(s) 111 can be formed on the substrate 110 or a surface active layer, where the vertical fin(s) 111 can be formed by removing a portion of the substrate 110 between and/or around a sidewall spacer 161 and fin template 121 .
- the one or more vertical fin(s) 111 can be formed by a directional etch, for example, a reactive ion etch (RIE) that removes the portion of the substrate or surface active layer not covered by a sidewall spacer 161 .
- RIE reactive ion etch
- the removal of the substrate material can form vertical fin(s) 111 with a tapered profile having a greater width at the base of the vertical fin(s) and a narrower width at the top of the fin(s), or with a straight profile (i.e., an essentially uniform width), where the straight or tapered profile can be produced as an aspect of the etching process.
- the substrate 110 or active surface layer can be a silicon-germanium (SiGe) layer and silicon fins can be epitaxially grown on the SiGe surface to provide strained vertical fins for at least a portion of the formed vertical fins 111 .
- SiGe silicon-germanium
- trenches can be formed in the substrate or surface active layer between and/or around a sidewall spacer 161 and fin template 121 to a depth, D 1 , in the range of about 20 nm to about 150 nm, or in the range of about 30 nm to about 100 nm, or about 45 nm to about 60 nm, where the vertical fin(s) 111 formed in the substrate can have a resulting height, H 1 , equal to the depth of the trench. Other depths and heights are also contemplated.
- the formed vertical fin(s) 111 can have a tapered profile with a width at the base 112 greater than the width of the sidewall spacer 161 and fin template 121 on the top surface 113 of the vertical fin(s), or the etching process can be controlled to provide vertical fin(s) 111 with essentially vertical sidewalls, such that the vertical fin width is substantially uniform along the fin height.
- the substrate 110 can be a single crystal silicon (Si) wafer or a single crystal silicon-germanium (Si x Ge y ) wafer, or the substrate can include a single crystal silicon (Si) or single crystal silicon-germanium active layer (Si x Ge y ) at the surface of the substrate 110 (i.e., surface active layer) from which a plurality of vertical fins can be formed.
- Si silicon
- Si x Ge y single crystal silicon-germanium active layer
- the vertical fin(s) 111 can have a length in the range of about 20 nm to about 60 nm, or about 30 nm to about 50 nm, where the vertical fin length can be equal to or greater than the width, W 1 .
- the vertical fin(s) 111 can have a substantially (e.g., with rounded edges and rough/uneven surfaces) square or rectangular cross-section parallel with the plane of the substrate 110 .
- the vertical fin(s) 111 can have a height in the range of about 20 nm to about 150 nm, or in the range of about 30 nm to about 100 nm, or about 45 nm to about 60 nm, although other heights are contemplated.
- the height of the vertical fin(s) 111 on a first region of the substrate can be the same as the height of the vertical fin(s) 111 on a second region of the substrate that can be adjacent to the first region of the substrate.
- the vertical fin(s) 111 on the second region of the substrate can be longer than the vertical fin(s) on a first region.
- the vertical fin(s) 111 on a second region of the substrate may be covered with a protective blocking layer, while vertical fin(s) 111 on a first region of the substrate are processed to form vertical fuses.
- the vertical fin(s) 111 on the second region of the substrate may be used to fabricate one or more vertical transport fin field effect transistors (VT FinFETs).
- VT FinFETs vertical transport fin field effect transistors
- the VT FinFETs may be electrically coupled to one or more vertical fuses on the first region of the substrate or another adjacent region of the substrate.
- a plurality of vertical fuses on a first region of the substrate 110 can form a vertically integrated front end of line (FEOL) fuse array.
- FIG. 10 is a cross-sectional side view showing a fin template remaining on each tapered vertical fin after removal of the sidewall spacers, in accordance with an embodiment of the present invention.
- the sidewall spacers 161 can be removed from the vertical fins 111 to expose the top surface of the fin templates 121 on the vertical fins.
- the vertical fins 111 can have tapered sidewall profiles, where the base 112 of a vertical fin 111 has a greater width, W 2 , than the width, W 1 , at the top surface 113 of the vertical fin 111 .
- the sidewall spacers 161 can be removed, for example, by an isotropic dry etch, a selective RIE process, or a selective wet etch.
- the underlying fin template(s) 121 can act as an etch stop.
- the fin template(s) 121 can remain on the vertical fin(s) 111 after the sidewall spacers 161 are removed, and be removed by a separate selective etch.
- the width, W 1 , at the top surface 113 of the vertical fin can be in the range of 10 nm to about 40 nm, and the width, W 2 , at the base 112 of the vertical fin can be about 5 nm to about 40 nm wider than the width, W 1 .
- the width, W 1 , at the top surface 113 of the vertical fin(s) 111 can be about the same as the width, W 2 , at the base 112 of the vertical fin(s) with a vertical sidewall.
- a plurality of vertical fins 111 formed on the substrate 110 can be divided into two or more subsets where a first subset of vertical fins includes one or more vertical fins on a first region of the substrate, and a second subset of vertical fins includes one or more vertical fins of the plurality of vertical fins 111 on a second region of the substrate.
- FIG. 11 is a cross-sectional side view showing a spacer layer on the vertical fins and substrate, in accordance with an embodiment of the present invention.
- a spacer layer 170 can be formed on the fin templates, vertical fin(s) 111 , and exposed surface of the substrate, where the spacer layer 170 can be blanket deposited on the vertical fin(s) 111 and substrate, for example, by CVD, PECVD, LPCVD, a spin-on process, or combinations thereof.
- the spacer layer 170 may fill the spaces between adjacent vertical fins 111 , extend above, and cover the top surfaces of the fin templates and sidewalls of the vertical fins.
- the spacer layer 170 can be a silicon oxide, a carbon-doped silicon oxide, a porous silicon oxide, a silicon nitride, a silicon oxynitride, or combinations thereof.
- a masking layer can be formed on at least a portion of the spacer layer 170 , where the masking layer can cover one or more of the fin templates 121 and vertical fins in a second region of the substrate to act as a blocking layer.
- the masking layer can be located on at least a portion of the spacer layer 170 , where at least the top surface of one or more fin templates is exposed in a first region of the substrate.
- the masking layer can be an organic lithography material that can be patterned and developed.
- the masking layer can be a positive or negative resist material.
- FIG. 12 is a cross-sectional side view showing a spacer layer with a reduced height exposing the fin templates and an upper portion of the vertical fins, in accordance with an embodiment of the present invention.
- the height of the spacer layer 170 can be reduced to below the top surface 113 of the vertical fin(s) 111 , where the spacer layer 170 can be reduced within a first region of the substrate.
- a chemical-mechanical polishing can be used to remove the portion of the spacer layer 170 extending above the fin templates(s) 121 , and a selective and/or directional etch (e.g., RIE, wet etch) can be used to remove additional material of the spacer layer 170 to reduce the height of the spacer layer below the top surface 113 of the vertical fin(s) 111 .
- the height of the spacer layer 170 can be reduced to expose about an upper 1 ⁇ 3 portion (e.g., 30% to 37%) of the vertical fin height, while about a lower 2 ⁇ 3 portion of the vertical fin height remains covered by the spacer layer.
- the spacer layer 170 can cover about 60% to about 70% of the height of the vertical fin(s) 111 , while about 30% to about 40% of the upper portion of the vertical fin 111 is exposed.
- the upper portion of the vertical fin can have a height, H 2 , above the surface of the spacer layer 170 in the range of about 5 nm to about 25 nm, or in the range of about 10 nm to about 15 nm, although other heights are contemplated.
- the vertical fins 111 can be a crystalline semiconductor with a predetermined crystal orientation, where removal of the one or more exposed fin templates 121 exposes a crystalline surface.
- FIG. 13 is a cross-sectional side view showing a capping layer on the fin templates, and the exposed portions of the vertical fins and spacer layer, in accordance with an embodiment of the present invention.
- a capping layer 180 can be formed on the exposed surfaces of the vertical fin(s) 111 , fin template(s) 121 , and spacer layer 170 , where the capping layer 180 can be formed by ALD, PEALD, CVD, PECVD, or combinations thereof.
- a vertical fin 111 can be encapsulated by the fin template 121 on a top surface 113 and the capping layer 180 on the side and end surfaces of the vertical fins, where the capping layer is deposited on the exposed surfaces of the vertical fin 111 , fin template 121 , and spacer layer 170 .
- the height of the fin template 121 can be greater than the thickness of the capping layer 180 .
- the capping layer 180 can be silicon oxide (SiO), silicon nitride (SiN), silicon oxynitride (SiON), silicon carbonitride (SiCN), silicon boronitride (SiBN), silicon borocarbide (SiBC), silicon boro carbonitride (SiBCN), boron carbide (BC), a boron nitride (BN), or combinations thereof.
- the fin template 121 and the capping layer 180 may be the same material, such that both the fin template 121 and the capping layer 180 have the same etch rate.
- the fin template 121 and the capping layer 180 may be made of materials that block oxygen diffusion (e.g., Si 3 N 4 ) to avoid formation of a silicon oxide.
- FIG. 14 is a cross-sectional side view showing fin caps on the upper portion of each vertical fin, in accordance with an embodiment of the present invention.
- a portion of the capping layer 180 can be removed to form fin cap(s) 181 on each of the vertical fin(s) 111 , where the fin cap(s) 181 can include the fin template 121 and remaining portion of the capping layer 180 that covers the upper portion of each vertical fin 111 .
- the capping layer 180 can be removed from the horizontal surfaces of the fin template 121 and spacer layer 170 through a selective, direction etch (e.g., RIE), where the exposed capping layer 180 material can be etched back to expose the underlying surfaces.
- RIE selective, direction etch
- the combination of the fin template 121 and remaining capping layer 180 on the fin template and side surfaces can form a fin cap 181 that covers the portion of the vertical fin 111 above the top surface of the spacer layer 170 .
- the fin template 121 and capping layer 180 can be the same material (e.g., silicon nitride (SiN)) or different materials.
- the spacer layer 170 can be removed to expose the sidewalls of the lower portion of the vertical fin(s) 111 .
- the spacer layer 170 can be removed using an isotropic etch selective for the material of the spacer layer 170 .
- FIG. 15 is a cross-sectional side view showing a sacrificial layer formed on the sidewalls of each vertical fin, in accordance with an embodiment of the present invention.
- a sacrificial layer 119 can be formed on the exposed sidewalls of the vertical fin(s) 111 , where the formation of the sacrificial layer 119 can consume at least a portion of the vertical fin below the fin cap 181 to reduce the width (i.e. thickness) of the initial fin material.
- a portion of the exposed surface of the substrate 110 can be converted to the sacrificial layer 119 , where the portion can be consumed to increase the depth of the trench adjacent to the verticals 111 , and thereby increase the height of the vertical fins.
- the sacrificial layer 119 can be thermally grown on the sidewalls of the vertical fin(s) 111 and the exposed substrate surface, for example by a thermal oxide growth process. Formation of the oxide can initially increase the thickness (i.e., width) of the vertical fins 111 .
- a silicon dioxide (SiO 2 ) sacrificial layer 119 can be grown on the sidewalls by consuming a surface portion of crystalline silicon (c-Si) vertical fin(s) 111 , where the silicon dioxide (SiO 2 ) sacrificial layer 119 can be formed by thermal oxidation of the exposed vertical fin material. Formation of the sacrificial layer 119 can increase the width of the vertical fin 111 below the fin cap. The remaining width of a silicon vertical fin 111 can be less than the initial width after formation of the silicon dioxide sacrificial layer 119 due to conversion of an outer layer of the exposed vertical fin to the silicon dioxide (SiO 2 ).
- FIG. 16 is a cross-sectional side view showing a thinned vertical fin have a fuse structure after removal of the sacrificial layer on the sidewalls of each vertical fin, in accordance with an embodiment of the present invention.
- the sacrificial layer 119 can be removed to reduce the width of the vertical fin(s) 111 to provide a narrower vertical fin having a base with a reduced width, W 3 , and a neck region 115 , where the neck region 115 has a width, W 4 , less than the width, W 1 , of the top surface 113 and reduced width, W 3 , of the base 112 of the vertical fin 111 . Removal of the sacrificial layer 119 below the upper portion 117 of the vertical fin(s) 111 can reduce the cross-sectional area of the lower portion of the vertical fin(s) 111 .
- the width, W 4 , of the neck region 115 is less than both the reduced width, W 3 , of the base 112 and the width, W 1 , of the top surface 113 .
- the upper portion 117 of the vertical fin(s) 111 can have straight sidewalls instead of tapered sidewalls due to the fin forming process, such that the width, W 1 , is essentially uniform for the upper portion 117 .
- the widths, W 3 and W 4 can be about the same after reduction of the vertical fin width.
- the neck region 115 may be formed by undercutting the fin cap(s) 181 by the isotropic etch.
- the sacrificial layer 119 can be removed using a selective isotropic etch (e.g., wet etch) to form a narrower section of the vertical fin 111 that has a region (e.g., neck region 115 ).
- a selective isotropic etch e.g., wet etch
- the formation of the sacrificial layer 119 may be skipped and the width of the vertical fin 111 reduced by an isotropic etch (e.g., isotropic wet etch, dry etch, or plasma etch) that selectively removes material from the exposed surfaces of the vertical fin 111 .
- the width of a lower portion of the vertical fin(s) 111 can be reduced by etching the lower portion of the vertical fin to remove a predetermined thickness from the side and end walls of the vertical fin(s).
- a portion of the vertical fin 111 is made narrower to create a structural change in a conductive path that increases resistance across at least a portion of the conductive path to form a fuse structure.
- the resulting fuse structure can provide an open circuit state or a closed circuit state depending on whether the conductive path through the fuse structure is interrupted or uninterrupted, respectively.
- the vertical fin having a fuse structure can form a fuse element in a circuit, where a fuse element has a fuse structure.
- the fuse element can be converted from a closed circuit state to and open circuit state by passing a sufficient current through the fuse structure at least momentarily to generate sufficient electromigration to form a gap in a conductive material at the neck region 115 .
- a fuse element or an array of fuse elements can be programmed by selectively forming open circuit state(s) along predetermined conductive path(s) by blowing (e.g., forming a gap in the conductor or measurable increase in resistivity) a predetermined pattern of fuse structures.
- the array of fuse elements can be addressable, so selected fuse elements can be blown, and the fuse elements can be electrically connected to a programming device/and/or circuit that is configured to selectively pass sufficient current through predetermined fuse elements to form an open circuit state.
- Programming fuses can utilize electromigration to form a gap in the conductive material or increase the resistance by a predetermined measurable amount.
- FIG. 17 is a cross-sectional side view showing thinned vertical fins after removal of the fin cap from each vertical fin, in accordance with an embodiment of the present invention.
- the fin cap 181 which can include the capping layer 180 and fin template 121 , on a vertical fin 111 can be removed by a selective isotropic etch (e.g., a wet etch).
- the non-reduced upper portion 117 of the vertical fin 111 can be exposed by removal of the fin cap 181 . Removal of the fin cap 181 from the upper portion of the vertical fin 111 can leave the entire vertical fin exposed for formation of a subsequent conformal layer.
- FIG. 18 is a cross-sectional side view showing an amalgamation layer formed on the vertical fins having a fuse structure and exposed substrate surface, in accordance with an embodiment of the present invention.
- an amalgamation layer 190 can be formed on the exposed surfaces of the vertical fin(s) 111 and substrate 110 , where the amalgamation layer 190 can be a metal that forms a silicide with the material of the vertical fin(s) 111 .
- the amalgamation layer 190 can be conformally formed on the exposed surfaces of the vertical fin(s) 111 and substrate 110 , for example, by ALD or PEALD, such that the amalgamation layer 190 has a uniform thickness on the vertical fin(s) and substrate surface.
- the amalgamation layer 190 can be a metal that can form a metal silicide (M-Si) with the silicon of the vertical fin(s) 111 .
- the amalgamation layer 190 can be selected from the group consisting of titanium (Ti), nickel (Ni), cobalt (Co), molybdenum (Mo), platinum (Pt), tungsten (W), tantalum (Ta), or suitable combinations thereof.
- the amalgamation layer 190 has a thickness in the range of about 2 nm to about 30 nm, or in the range of about 3 nm to about 10 nm.
- the thickness of the of the amalgamation layer 190 can be related to the width and volume of the vertical fin 111 , where the thickness of the amalgamation layer 190 can be sufficient to convert the entire volume of a vertical fin 111 to a silicide or only a portion of the vertical fin 111 to a silicide.
- FIG. 19 is a cross-sectional side view showing the vertical fins converted to conductive silicide pillars and a surface region of the substrate converted to a conductive silicide base by a heat treatment, in accordance with an embodiment of the present invention.
- the amalgamation layer 190 , vertical fin(s) 111 , and substrate 110 can be heat treated to allow the materials of the amalgamation layer 190 , vertical fin(s) 111 , and substrate surface to inter-diffuse.
- the amalgamation layer 190 can react with the vertical fin(s) 111 and substrate 110 to convert the neighboring portion of the vertical fin(s) into conductive silicide pillar(s) 201 and the neighboring portion of the substrate into a conductive silicide base 202 , where the amalgamation layer 190 can be a silicide-forming metal layer. Unreacted portions of the amalgamation layer 190 can be selectively removed after the silicide formation, where the unreacted portions can be removed by a selective etch.
- the entire vertical fin 111 can be converted into a metal silicide.
- only an outer shell 208 of the vertical fin 111 may be converted into a metal silicide, where the conductive silicide pillar(s) 201 can include a remaining fin core 209 of the vertical fin material.
- the conductive silicide pillar(s) 201 can retain the fuse structure previously formed in the vertical fin(s) 111 , including a pillar neck region 205 .
- the narrow pillar neck region 205 functions as a fuse portion.
- the wider regions 206 and 207 function as the anode and cathode of the fuse.
- the narrow neck region 205 increases current density, thus increasing the electromigration.
- the width of the electromigrated region in the fuse portion neck region
- the current density and the temperature increases in the electromigrated region during electrical programming of the fuse (i.e., opening the circuit).
- the reaction of the amalgamation layer 190 with the vertical fin(s) 111 and substrate surface can alter the width of the vertical fin(s) 111 due to incorporation of the amalgamation layer material, while retaining the fuse structure.
- the conductive silicide pillar(s) 201 can have an upper portion 207 with a width, W 5 , which can be larger than the original width, W 1 , of the vertical fin; a neck region 205 with a width, W 7 , which can be wider than original width, W 4 ; and a base region 206 with a width, W 6 , which can be wider than the original width W 3 .
- W 7 ⁇ W 5 , and W 7 ⁇ W 6 where the sidewalls of the conductive silicide pillar(s) 201 can be straight or tapered.
- the width, W 5 , of the upper portion 207 of the conductive silicide pillar 201 can be in the range of about 10 nm to about 60 nm, and the width, W 7 , of the neck region 205 of the conductive silicide pillar is less than the width, W 5 , of the upper portion 207 of the conductive silicide pillar by about 5 nm to about 40 nm.
- the conductive silicide pillar 201 can have a height in the range of about 20 nm to about 150 nm, or in the range of about 30 nm to about 100 nm, or about 45 nm to about 60 nm.
- the conductive silicide base 202 can have a thickness (i.e., depth) greater than the width, W 7 , of the pillar neck region 205 , where the material of the amalgamation layer 190 may diffuse to a depth greater than the width, W 7 , during a heat treatment.
- the conductive silicide base 202 can have a thickness greater than the width, W 7 , such that the pillar neck region 205 is the narrowest region through which current flowing through a fuse element passes.
- At least a portion of the conductive silicide pillar(s) 201 and conductive silicide base 202 can be titanium silicide (TiSi), nickel silicide (NiSi), cobalt silicide (CoSi), molybdenum silicide (MoSi), platinum silicide (PtSi), tungsten silicide (WSi), tantalum silicide (TaSi), or suitable combinations thereof.
- the thickness of the amalgamation layer 190 can be great enough to supply sufficient metal to convert the entire vertical fin 111 to a metal-silicide (M-Si) material.
- the amalgamation layer 190 can have a thickness less than an amount sufficient to convert the entire vertical fin 111 to a metal-silicide material, where a fin core 209 of the vertical fin material can remain within the outer silicide shell 208 of the conductive silicide pillar(s) 201 .
- the metal silicide shell 208 can surround the fin core 209 , where the fin core 209 can have a higher resistivity than the metal silicide shell 208 .
- the conversion of a silicon vertical fin 111 to a conductive silicide pillar 201 changes the resistivity from a range of about 1 ⁇ 10 ⁇ 5 ⁇ -m to about 0.1 ⁇ -m to a range of about 1 ⁇ 10 ⁇ 7 ⁇ -m to about 3 ⁇ 10 ⁇ 6 ⁇ -m for the metal silicide.
- the vertical fin 111 and resulting fin core 209 can be doped or undoped single crystal silicon, where the doped or undoped single crystal silicon has a higher resistivity than the metal silicide.
- a doped silicon fin core 209 can be utilized to provide increased electromigration of a metal-silicide shell 208 .
- a current can pass through a silicide outer shell 208 resulting in electromigration of the silicide, whereas the fin core 209 can remain, but has a measurably higher resistance than the silicide outer shell 208 .
- a gap can form in the outer shell 208 causing a drop in current flow.
- the difference in resistance between the silicide outer shell 208 and the fin core 209 can be at least 10%.
- the conductive silicide pillar(s) 201 can have a pillar neck region 205 that is narrower than the width of an upper portion 207 of the conductive silicide pillar(s) 201 , as measured at a cross-section parallel with the plane of the substrate.
- the base 206 of the conductive silicide pillar 201 can be in contact with the conductive silicide base 202 , and an upper portion 207 can be at the distal end of the conductive silicide pillar 201 away from the conductive silicide base 202 .
- the metal silicide shell 208 can surround the fin core 209 and form an electrical path having a lower resistance than the material of the vertical fin 111 from the upper portion 207 , through the pillar neck region 205 , to the conductive silicide base 202 or conductive silicide base segments 204 .
- the amalgamation layer 190 is a nickel (Ni) layer deposited on the exposed surfaces of the substrate 110 and vertical fin(s) 111 to a thickness of 5 nm, where the upper portion 117 of the vertical fin has a width, W 1 , of about 20 nm, the neck region 115 has a width, W 4 , of about 8 nm, and the base 112 of the vertical fin has a width, W 3 , of about 20 nm.
- Ni nickel
- the conductive silicide pillar(s) 201 can have an upper portion 207 with a width, W 5 , of about 30 nm, a neck region 205 with a width, W 7 , of about 18 nm, and a base region 206 with a width, W 6 , of about 30 nm.
- a silicide thickness of about 2.2 times the initial amalgamation layer thickness can be formed if the metal of the amalgamation layer is fully converted into the metal silicide.
- the final thickness (NiSi shell plus fin core) will increase by an amount of reacted Ni thickness.
- the 5 nm thick amalgamation layer 190 on each sidewall can produce an 11 nm thick NiSi layer on each side of the vertical fin 111 , while about 5 nm of Si is incorporated.
- 2 nm of Ni is converted to ⁇ 4.4 nm NiSi, then the total width increase will be about 4 nm.
- the thickness ratio e.g., 2.2
- silicide and metal can change, which can result in different final thicknesses from the same amalgamation layer thickness depending on the metal of the amalgamation layer 190 .
- the heat treatment can be a furnace anneal, a rapid thermal anneal (RTA), a flash anneal, or any other suitable annealing technique, at a temperature in the range of about 350° C. to about 850° C. for a duration in the range of about 0.001 min. to about 60 min., where the duration of the heat treatment can be shorter for higher temperatures.
- RTA rapid thermal anneal
- flash anneal or any other suitable annealing technique
- FIG. 20 is a cross-sectional side view showing the conductive silicide pillars on separate sections of the conductive silicide base after masking and removal of a portion of the silicide base, in accordance with an embodiment of the present invention.
- the conductive silicide pillar(s) 201 can be covered by a temporary fill layer 210 and a masking layer 215 , where the temporary fill layer 210 can be a flowable oxide or polymeric material, and the masking layer 215 can be an organic resist material, as would be known in the art.
- the temporary fill layer 210 and a masking layer 215 can be blanket deposited on the conductive silicide pillar(s) 201 and conductive silicide base 202 , where the temporary fill layer 210 can fill the space between conductive silicide pillars 201 .
- the masking layer 215 can be patterned and developed to expose predetermined portions of the temporary fill layer 210 , where the exposed portions can be between predetermined conductive silicide pillar(s) 201 , and may include one or more conductive silicide pillar(s) 201 .
- the exposed portion(s) of the temporary fill layer 210 can be removed, for example, by a directional selective etch (e.g., RIE) that exposes the underlying portion of the conductive silicide base 202 .
- the exposed portion(s) of the temporary fill layer 210 can be removed, for example, by a directional selective etch (e.g., RIE) that separates the conductive silicide base 202 into two or more conductive silicide base segments 204 .
- a directional selective etch e.g., RIE
- the exposed conductive silicide pillar(s) 201 and conductive silicide base 202 can be removed to separate the conductive silicide base 202 into two or more conductive silicide base segments 204 .
- a single conductive silicide pillar 201 can be on a conductive silicide base segment 204 , or a plurality of conductive silicide pillars 201 can be on a conductive silicide base segment 204 .
- the conductive silicide pillars 201 can be ganged together to form multiple fuse elements in parallel to increase the current carrying capacity of the ganged fuse element.
- Adjusting the number of conductive silicide pillars 201 on a conductive silicide base segment 204 can vary the current used to blow the ganged fuse element, where the current carrying capacity of each individual conductive silicide pillars 201 remains the same.
- a conductive silicide pillar 201 can be on each conductive silicide base segment 204 , where the base region 206 of the conductive silicide pillar 201 can be in contact with the conductive silicide base segment 204 .
- Each conductive silicide base segment 204 can provide an electrical path to a proximal end of one or more conductive silicide pillar(s) 201 .
- the conductive silicide base segment 204 can have a lower resistance than the one or more conductive silicide pillar(s) 201 to conduct current to each conductive silicide pillar 201 .
- FIG. 21 is a cross-sectional side view showing metal electrodes formed to the separate conductive silicide base segments and the conductive silicide pillars, in accordance with an embodiment of the present invention.
- the masking layer 215 and temporary fill layer 210 can be removed to expose the conductive silicide pillar(s) 201 on the separate silicide base segments 204 , and intervening portions of the underlying substrate 110 using methods known in the art (e.g., stripping, ashing, etching, etc.).
- an interlayer dielectric (ILD) layer 220 can be formed on the exposed conductive silicide pillar(s) 201 , separate silicide base segments 204 , and intervening portions of the underlying substrate 110 , where the interlayer dielectric (ILD) layer 220 can be blanket deposited to fill in the spaces between conductive silicide pillars and silicide base segments 204 .
- the ILD layer 220 can be silicon oxide (SiO), a low-k dielectric, a flowable polymeric material, or a combination thereof.
- a low-k dielectric material can include, but not be limited to, a fluoride-doped silicon oxide (e.g., fluoride doped glass), a carbon doped silicon oxide, a porous silicon oxide, a spin-on silicon based polymeric material (e.g., tetraethyl orthosilicate (TEOS), hydrogen silsesquioxane (HSQ) and methylsilsesquioxane (MSQ)), or combinations thereof.
- the ILD layer 220 can be formed by CVD, LPCVD, or spun on.
- the ILD layer 220 can cover the conductive silicide pillar(s) 201 and extend above the top surfaces of the conductive silicide pillar(s) 201 .
- a chemical-mechanical polishing can be utilized to remove the ILD layer material above the top surfaces of the conductive silicide pillar(s) 201 , and provide a smooth, flat surface.
- the ILD layer 220 can be masked, and vias formed in the ILD layer down to the conductive silicide pillar(s) 201 and silicide base segments 204 to form electrical paths.
- the electrical path can include the conductive silicide base 202 or conductive silicide base segments 204 and conductive silicide pillar(s) 201 having the fuse structure that forms a fuse element.
- the vias in the ILD layer 220 can be filled with a conductive metal to form a metal electrode(s) 231 , 235 in contact with the conductive silicide base 202 , conductive silicide base segments 204 , and conductive silicide pillar(s) 201 .
- the metal electrode 235 to the upper portion of the conductive silicide pillar 201 can have a smaller cross-sectional area than the metal electrode 231 to the conductive silicide base 202 or conductive silicide base segments 204 , since each fuse element may carry a smaller individual current than the current that passes through the conductive silicide base 202 or conductive silicide base segments 204 .
- the metal electrode 235 to the upper portion 207 of the conductive silicide pillar 201 can have a larger cross-sectional area than the pillar neck region 205 , so the pillar neck region 205 experiences the largest current density, and the contact between the metal electrode 235 and upper portion 207 does not restrict current flow.
- the material of the metal electrode(s) 231 , 235 is selected from the group consisting of tungsten (W), cobalt (Co), titanium (Ti), molybdenum (Mo), nickel (Ni), copper (Cu), and suitable combinations thereof.
- a fin core 209 can remain, but the fin core can have a measurably greater resistance than the conductive metal-silicide forming an outer metal-silicide shell 208 .
- the current density passed through a fuse element can be sufficient to cause electromigration of the metal-silicide material to create a measurable increase in resistivity.
- a change in resistance in the range of at least about 10% can be measured to determine the opening of a fuse element.
- the change in resistance can be in the range of about 10% to about 100%.
- a blown fuse element can have a resistance of 1000 ⁇ or more.
- FIG. 22 is a top view showing exposed metal electrodes formed to the conductive silicide pillars and the separate conductive silicide bases on the substrate, in accordance with an embodiment of the present invention.
- the metal electrode(s) 231 , 235 can be formed in the ILD layer 220 to provide conductive electrical paths to each of the fuse elements 200 , including a conductive silicide pillar(s) 201 having a fuse structure, such that the conductive silicide pillar 201 can be blown (i.e., form an open circuit or measurable increase in resistivity) by selectively passing a current through the specific conductive silicide pillar 201 .
- each conductive silicide pillar 201 can be electrically coupled to ground though a programming circuit.
- the metal electrode 231 can be configured and dimensioned to carry a larger current than metal electrode 235 .
- FIG. 23 is a top view of blocking layers formed on two regions of a substrate and vertical fins formed on two other regions of the substrate adjacent to at least one of the regions covered by a blocking layer, in accordance with an embodiment of the present invention.
- a plurality of vertical fins 111 can be formed on the substrate 110 , where the vertical fins 111 can be arranged as an array (e.g., a row ⁇ column array) that can be separated into two or more regions on the substrate.
- a spacer layer 170 and a masking layer can be formed on at least a portion of the substrate 110 and vertical fins 111 to form a blocking layer 330 .
- One or more sections of the blocking layer 330 can be removed to expose the underlying vertical fins 111 in a first region 310 for forming a fuse structure and fuse element, while other vertical fins 111 in a neighboring second region 320 remains covered by the blocking layer 330 .
- the blocking layer 330 can be patterned to form an arrangement of vertical transport fin field effect transistors on predetermined portions of the substrate 110 and fuse arrays on different predetermined portions of the substrate 110 .
- FIG. 24 is a top view of vertical FinFETs formed on two regions of a substrate and fuse elements formed on two other regions of the substrate adjacent to at least one of the regions having vertical FinFETs, in accordance with an embodiment of the present invention.
- the portions of the blocking layer 330 can be removed from the second region 320 on the substrate to exposed the previously protected vertical fins 111 , while a blocking layer can be formed on the conductive silicide base 202 , conductive silicide base segments 204 , and conductive silicide pillar(s) 201 on the first region 310 of the substrate.
- additional front-end fabrication processes can be utilized to fabricate one or more FinFETS 400 from the previously covered vertical fins 111 , where the FinFETS 400 are on the second region(s) 320 of the substrate adjacent to the first regions 310 .
- the vertical finFETS can be n-type FinFETs, p-type FinFETs, or a combination thereof to form CMOS devices.
- the FinFET can have current flow vertically or horizontally, such that the FinFETs are vertical or horizontal transport FinFETs.
- the FinFETs can be part of the programming circuit for addressing the conductive silicide pillar(s) 201 , a logic device, memory devices, or a combination thereof.
- the fin field effect transistor(s) 400 on the second region 320 of the substrate 100 can form a logic circuit, a memory circuit, or a combination thereof, and at least one conductive silicide pillars having a fuse structure is electrically coupled to the logic circuit, the memory circuit, or the combination thereof.
- an array of vertical fuse elements 200 can be formed on a first region 310 of a substrate 110 adjacent to a second region 320 of the substrate having fin field effect transistors 400 by forming a plurality of vertical fins 111 on the substrate 110 ; forming a blocking layer 330 on the plurality of vertical fins; removing a portion of the blocking layer 330 from a first region 310 of the substrate to expose one or more vertical fins 111 on the first region of the substrate, where the first region 310 is adjacent to a second region 320 of the substrate 110 having one or more vertical fins covered by a remaining portion of the blocking layer 330 ; forming a fin cap 181 on each of the exposed one or more vertical fins 111 , where a lower portion of the one or more vertical fins remains exposed after formation of the fin cap(s) 181 on each of the exposed one or more vertical fins 111 ; reacting the exposed lower portion of the one or more vertical fins to form a sacrificial layer 119
- the present embodiments can include a design for an integrated circuit chip, which can be created in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate chips or the photolithographic masks used to fabricate chips, the designer can transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly.
- the stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer.
- the photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.
- the resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form.
- the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections).
- the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
- the end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- material compounds will be described in terms of listed elements, e.g., SiGe. These compounds include different proportions of the elements within the compound, e.g., SiGe includes Si x Ge 1-x , where x is less than or equal to 1, etc.
- SiGe includes Si x Ge 1-x , where x is less than or equal to 1, etc.
- other elements can be included in the compound and still function in accordance with the present principles.
- the compounds with additional elements will be referred to herein as alloys.
- any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B).
- such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C).
- This can be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
- spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper,” and the like, can be used herein for ease of description to describe one element's or feature's relationship to another element(s) or feature(s) as illustrated in the FIGS. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the FIGS. For example, if the device in the FIGS. is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, the term “below” can encompass both an orientation of above and below.
- the device can be otherwise oriented (rotated 90 degrees or at other orientations), and the spatially relative descriptors used herein can be interpreted accordingly.
- a layer is referred to as being “between” two layers, it can be the only layer between the two layers, or one or more intervening layers can also be present.
Abstract
Description
- The present invention generally relates to formation of a fuse structure from a vertical fin, and more particularly to vertically integrated addressable fuse elements as part of a fuse array.
- Fuses can be used in semiconductor circuits for various purposes, for example, redundancy circuits in memory arrays and devices, and programming of programmable logic arrays. Fuses have typically been implemented in semiconductors using polysilicon or metal as the fuse material. A blown fuse shows a very large increase in resistance. Current to blow such fuses can be exceptionally large, and electro-migration can cause a conductive path to be reformed across a blown metal fuse.
- Field Effect Transistors (FETs) can have a variety of different structures, for example, FETs have been fabricated with the source, channel, and drain formed in the substrate material itself, where the current flows horizontally (i.e., in the plane of the substrate), and finFETs have been formed with the channel extending outward from the substrate, but where the current also flows horizontally from a source to a drain. The channel for the finFET can be an upright slab of thin rectangular Si, commonly referred to as the fin with a gate on the fin, as compared to a typical planar FET with a single gate parallel to the plane of the substrate. Depending on the doping of the source and drain, an n-FET or a p-FET can be formed.
- In accordance with an embodiment of the present invention, a vertical fuse element, including, a conductive silicide base on a surface of a substrate, and a conductive silicide pillar extending in a direction perpendicular to the surface of the substrate, where the conductive silicide pillar is on the conductive silicide base, and wherein the conductive silicide pillar includes an upper portion having a width, W5, a base having a width, W6, and a neck region having a width, W7, where W7<W5, and W7≤W6 is provided.
- In accordance with another embodiment of the present invention, a method of forming a vertical fuse element, including, forming a vertical fin on a substrate, forming a fin cap on the vertical fin, where the fin cap covers an upper portion of the vertical fin and leaves a lower portion of the vertical fin exposed, and reducing the width of the lower portion of the vertical fin to form a neck region between the upper portion and the lower portion of the vertical fin is provided.
- In accordance with yet another embodiment of the present invention, a method of forming an array of vertical fuse elements on a first region of a substrate adjacent to a second region of the substrate having fin field effect transistors, including, forming a plurality of vertical fins on the substrate; forming a blocking layer on the plurality of vertical fins; removing a portion of the blocking layer from the first region of the substrate to expose one or more vertical fins on the first region of the substrate, where the first region is adjacent to the second region of the substrate having one or more vertical fins covered by a remaining portion of the blocking layer; forming a fin cap on each of the exposed one or more vertical fins, where a lower portion of the one or more vertical fins remains exposed after formation of the fin cap(s) on each of the exposed one or more vertical fins; reacting the exposed lower portion of the one or more vertical fins to form a sacrificial layer on the exposed lower portion of each of the one or more vertical fins; and removing the sacrificial layer from the lower portion of each of the one or more vertical fins to form a neck region in each of the one or more vertical fins is provided.
- These and other features and advantages will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.
- The following description will provide details of preferred embodiments with reference to the following figures wherein:
-
FIG. 1 is a cross-sectional side view showing a substrate, in accordance with an embodiment of the present invention; -
FIG. 2 is a cross-sectional side view showing a fin template layer formed on the surface of the substrate, a mandrel layer formed on the fin template layer, a mandrel template layer formed on the mandrel layer, and a mandrel mask layer formed on the mandrel template layer, in accordance with an embodiment of the present invention; -
FIG. 3 is a cross-sectional side view showing a patterned mandrel mask layer on the mandrel template layer, in accordance with an embodiment of the present invention; -
FIG. 4 is a cross-sectional side view showing a patterned mandrel mask layer on the mandrel templates and sacrificial mandrels, in accordance with an embodiment of the present invention; -
FIG. 5 is a cross-sectional side view showing a sidewall layer formed on the mandrel templates, sacrificial mandrels, and fin template layer, in accordance with an embodiment of the present invention; -
FIG. 6 is a cross-sectional side view showing sidewalls spacers formed on opposite sides of the sacrificial mandrels, in accordance with an embodiment of the present invention; -
FIG. 7 is a cross-sectional side view showing sidewall spacers formed on the fin template layer after removal of the sacrificial mandrels, in accordance with an embodiment of the present invention; -
FIG. 8 is a cross-sectional side view showing fin templates formed on the substrate and sidewall spacers on each fin template, in accordance with an embodiment of the present invention; -
FIG. 9 is a cross-sectional side view showing a plurality of vertical fins formed on the substrate with a fin template and a sidewall spacer on each vertical fin, in accordance with an embodiment of the present invention; -
FIG. 10 is a cross-sectional side view showing a fin template remaining on each tapered vertical fin after removal of the sidewall spacers, in accordance with an embodiment of the present invention; -
FIG. 11 is a cross-sectional side view showing a spacer layer on the vertical fins and substrate, in accordance with an embodiment of the present invention; -
FIG. 12 is a cross-sectional side view showing a spacer layer with a reduced height exposing the fin templates and an upper portion of the vertical fins, in accordance with an embodiment of the present invention; -
FIG. 13 is a cross-sectional side view showing a capping layer on the fin templates, and the exposed portions of the vertical fins and spacer layer, in accordance with an embodiment of the present invention; -
FIG. 14 is a cross-sectional side view showing fin caps on the upper portion of each vertical fin, in accordance with an embodiment of the present invention; -
FIG. 15 is a cross-sectional side view showing a sacrificial layer formed on the sidewalls of each vertical fin, in accordance with an embodiment of the present invention; -
FIG. 16 is a cross-sectional side view showing a thinned vertical fin have a fuse structure after removal of the sacrificial layer on the sidewalls of each vertical fin, in accordance with an embodiment of the present invention; -
FIG. 17 is a cross-sectional side view showing thinned vertical fins after removal of the fin cap from each vertical fin, in accordance with an embodiment of the present invention; -
FIG. 18 is a cross-sectional side view showing an amalgamation layer formed on the vertical fins having a fuse structure and exposed substrate surface, in accordance with an embodiment of the present invention; -
FIG. 19 is a cross-sectional side view showing the vertical fins converted to conductive silicide pillars and a surface region of the substrate converted to a conductive silicide base by a heat treatment, in accordance with an embodiment of the present invention; -
FIG. 20 is a cross-sectional side view showing the conductive silicide pillars on separate sections of the conductive silicide base after masking and removal of a portion of the silicide base, in accordance with an embodiment of the present invention; -
FIG. 21 is a cross-sectional side view showing metal electrodes formed to the separate conductive silicide base segments and the conductive silicide pillars, in accordance with an embodiment of the present invention; -
FIG. 22 is a top view showing exposed metal electrodes formed to the conductive silicide pillars and the separate conductive silicide bases on the substrate, in accordance with an embodiment of the present invention; -
FIG. 23 is a top view of blocking layers formed on two regions of a substrate and vertical fins formed on two other regions of the substrate adjacent to at least one of the regions covered by a blocking layer, in accordance with an embodiment of the present invention; and -
FIG. 24 is a top view of vertical FinFETs formed on two regions of a substrate and fuse elements formed on two other regions of the substrate adjacent to at least one of the regions having vertical FinFETs, in accordance with an embodiment of the present invention. - Principles and embodiments of the present invention relate generally to forming fuse structures during front end of line (FEOL) processing utilizing semiconductor features and process steps that can also be used to form transistors devices. The fuse structures can be formed using fabrication processes that are also used to form other semiconductor devices of approximately the same size on the same substrate. In various embodiments, a vertical fin that can form a horizontal or vertical channel of a field effect transistor (FET) can be utilized to form a vertical fuse element by modifying the vertical fin's physical structure and chemical composition. The vertical fin(s) having a fuse structure can form vertical fuse elements.
- Principles and embodiments of the present invention also relates generally to an array of fuse elements on a region of a substrate adjacent to a region of fin field effect transistors (FinFETS), where the vertical fuse elements can be electrically coupled to the FinFETS. The combination of FinFETS and fuse elements on the same substrate can provide on-chip non-volatile memory.
- Principles and embodiments of the present invention also relate generally to an addressable array of fuse elements, where one or more fuse elements of the array may be selectively blown (i.e., form an open circuit state), for example, to program an electrically programmable read-only memory (EPROM), or to configure circuits and/or program functionality into an application specific integrated circuit (ASIC), or to electrically decouple portions of memory identified as bad sectors from a memory circuit.
- Blowing a fuse element can cause an associated memory bit to read as a ‘0’.
- Exemplary applications/uses to which the present invention can be applied include, but are not limited to: non-volatile memory, including, electrically programmable read-only memory (EPROM), field programmable read-only memory (FPROM), application specific integrated circuits (ASICs), and as a fingerprinting feature of a device. The fuse elements and/or array of fuse elements can be implemented to form a predetermined pattern of open and closed electrical paths that can uniquely identify a device, a portion or a device, or a function of a device, where the pattern of blown and unblown fuses can function as an electrical or digital fingerprint (e.g., a group of parallel voltages/currents or a sequence of “1”s and “0”s). The fingerprint may be used for theft prevention and identification.
- In various embodiments, the materials and layers can be deposited by physical vapor deposition (PVD), chemical vapor deposition (CVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), or any of the various modifications thereof, for example, plasma-enhanced chemical vapor deposition (PECVD), metal-organic chemical vapor deposition (MOCVD), low pressure chemical vapor deposition (LPCVD), electron-beam physical vapor deposition (EB-PVD), and plasma-enhanced atomic layer deposition (PEALD). The depositions can be epitaxial processes, and the deposited material can be crystalline. In various embodiments, formation of a layer can be by one or more deposition processes, where, for example, a conformal layer may be formed by a first process (e.g., ALD, PEALD, etc.) and a fill may be formed by a second process (e.g., CVD, electrodeposition, PVD, etc.).
- It is to be understood that the present invention will be described in terms of a given illustrative architecture; however, other architectures, structures, substrate materials and process features and steps can be varied within the scope of the present invention.
- It should be noted that certain features may not be shown in all figures for the sake of clarity. This is not intended to be interpreted as a limitation of any particular embodiment, or illustration, or scope of the claims.
- Referring now to the drawings in which like numerals represent the same or similar elements and initially to
FIG. 1 , a cross-sectional side view of a substrate is shown, in accordance with an embodiment of the present invention. - In one or more embodiments, a
substrate 110 can be a semiconductor or an insulator with an active surface semiconductor layer. The substrate can include crystalline, semi-crystalline, microcrystalline, or amorphous regions. The substrate can be essentially (i.e., except for contaminants) a single element (e.g., silicon), primarily (i.e., with doping) of a single element, for example, silicon (Si) or germanium (Ge), or the substrate can include a compound, for example, Al2O3, SiO2, GaAs, SiC, or SiGe. The substrate can also have multiple material layers, for example, a semiconductor-on-insulator substrate (SeOI), a silicon-on-insulator substrate (SOI), germanium-on-insulator substrate (GeOI), or silicon-germanium-on-insulator substrate (SGOI). The substrate can also have other layers forming the substrate, including high-k oxides and/or nitrides. - In one or more embodiments, the
substrate 110 can be a silicon wafer. In various embodiments, the substrate can be a single crystal silicon (Si), silicon germanium (SiGe), or III-V semiconductor (e.g., GaAs) wafer, or have a single crystal silicon (Si), silicon germanium (SiGe), or III-V semiconductor (e.g., GaAs) surface/active layer. -
FIG. 2 is a cross-sectional side view showing a fin template layer formed on the surface of the substrate, a mandrel layer formed on the fin template layer, a mandrel template layer formed on the mandrel layer, and a mandrel mask layer formed on the mandrel template layer, in accordance with an embodiment of the present invention - In one or more embodiments, a
fin template layer 120 can be formed on at least a portion of a surface of asubstrate 110. In various embodiments, thefin template layer 120 can be formed on the substrate surface by CVD, PECVD, PVD, thermal growth, or combinations thereof, where thefin template layer 120 can be blanket deposited on the substrate. - In one or more embodiments, the
fin template layer 120 can have a thickness in the range of about 20 nm to about 70 nm, or in the range of about 20 nm to about 50 nm, or in the range of about 50 nm to about 70 nm, or in the range of about 30 nm to about 60 nm, where the thickness of thefin template layer 120 can define the height of subsequently formed source/drain projections. Other thicknesses are also contemplated. - In various embodiments, a
fin template layer 120 can be a hard mask layer for masking the substrate during transfer of a vertical fin pattern to thesubstrate 110. Thefin template layer 120 can be silicon oxide (SiO), silicon nitride (SiN), silicon oxynitride (SiON), silicon carbonitride (SiCN), silicon boronitride (SiBN), silicon borocarbide (SiBC), silicon boro carbonitride (SiBCN), boron carbide (BC), boron nitride (BN), titanium nitride (TiN), or combinations thereof, where thefin template layer 120 may include one or more layers. Thefin template layer 120 can also act as an etch-stop layer for forming sacrificial mandrels from a mandrel layer. - In one or more embodiments, a
mandrel layer 130 can be formed on at least a portion of thefin template layer 120. In one or more embodiments, themandrel layer 130 can be formed by CVD, PECVD, PVD, a spin-on process, or combinations thereof, where themandrel layer 130 can be blanket deposited on thefin template layer 120. - In various embodiments,
mandrel layer 130 can be a sacrificial material that can be easily and selectively patterned and etched. Themandrel layer 130 can be amorphous silicon (a-Si), poly-silicon (p-Si), amorphous carbon (a-C), silicon-germanium (SiGe), an organic planarization layer (OPL), silicon oxide (SiO), silicon nitride (SiN), or suitable combinations thereof. - In one or more embodiments, a
mandrel template layer 140 can be formed on themandrel layer 130, where the mandrel template layer can be a hard mask layer. - The
mandrel template layer 140 can be a silicon oxide (SiO), a silicon nitride (SiN), a silicon oxynitride (SiON), a silicon carbonitride (SiCN), a silicon boronitride (SiBN), a silicon borocarbide (SiBC), a silicon boro carbonitride (SiBCN), a boron carbide (BC), a boron nitride (BN), or combinations thereof, where themandrel template layer 140 may include one or more layers. - In one or more embodiments, a
mandrel mask layer 150 can be formed on themandrel template layer 140, where themandrel mask layer 150 can be a hard mask layer or soft mask layer for masking themandrel template layer 140. In one or more embodiments, themandrel mask layer 150 can be a lithographic resist material (e.g., a photo resist material, an e-beam resist material, etc.). - In one or more embodiments, the
mandrel mask layer 150 can be a positive or negative resist material, for example, Poly (methyl methacrylate) (PMMA) or SU-8, or an electron-beam (e-beam) cured material, for example, hydrogen silsesquioxane (HSQ). - In one or more embodiments, the
mandrel mask layer 150 can be formed on themandrel template layer 140 by a spin on process. -
FIG. 3 is a cross-sectional side view showing a patterned mandrel mask layer on the mandrel template layer, in accordance with an embodiment of the present invention - In one or more embodiments, the
mandrel mask layer 150 can be patterned and developed to formmandrel mask segments 151 on themandrel template layer 140, where themandrel mask segments 151 cover portions of themandrel template layer 140 and expose other portions of the mandrel template layer. Themandrel mask layer 150 can be patterned and developed using processes known in the art. - In various embodiments, the pitch (i.e., center-to-center distance) between adjacent
mandrel mask segments 151 can be in the range of about 20 nm to about 60 nm, or in the range of about 20 nm to about 40 nm, or in the range of about 25 nm to about 30 nm, which can determine the pitch between vertical fins. -
FIG. 4 is a cross-sectional side view showing a patterned mandrel mask layer on the mandrel templates and sacrificial mandrels, in accordance with an embodiment of the present invention. - In one or more embodiments, the exposed portions of the
mandrel template layer 140 can be removed by wet etching or by a dry plasma etch, where the dry plasma can be a directional reactive ion etch (RIE). Removal of the exposed portions of themandrel template layer 140 can form one ormore mandrel templates 141 below themandrel mask segments 151, and expose underlying portions of themandrel layer 130. Themandrel templates 141 can be used to transfer the mandrel pattern to themandrel layer 130. - In one or more embodiments, once the
mandrel templates 141 are formed, a directional etch (e.g., RIE) can be used to remove exposed portions of themandrel layer 130 to formsacrificial mandrels 131 on the underlyingfin template layer 120. The one or moresacrificial mandrels 131 can be on thefin template layer 120, where portions of the fin template layer can be exposed between the sacrificial mandrel(s) 131. -
FIG. 5 is a cross-sectional side view showing a sidewall layer formed on the mandrel templates, sacrificial mandrels, and fin template layer, in accordance with an embodiment of the present invention. - In one or more embodiments, the
mandrel mask segments 151 can be removed to expose themandrel templates 141 using a process known in the art (e.g., stripping or ashing). - In one or more embodiments, a
sidewall spacer layer 160 can be formed on the exposed surfaces of themandrel templates 141 andsacrificial mandrels 131, where thesidewall spacer layer 160 can be formed by a conformal deposition, for example, ALD or PEALD, to control the thickness of thesidewall spacer layer 160. Sidewall spacer(s) with a greater or lesser thickness can also be formed and used. - In various embodiments, the
sidewall spacer layer 160 can have a thickness in the range of about 4 nm to about 20 nm, or in the range of about 6 nm to about 15 nm, or in the range of about 8 nm to about 12 nm, where the thickness of the spacer layer can determine the pitch and/or width of subsequently formed vertical fins. A sidewall spacer layer with greater thicknesses or lesser thicknesses are also contemplated. - In various embodiments, the
sidewall spacer layer 160 can be silicon oxide (SiO), silicon nitride (SiN), silicon oxynitride (SiON), or combinations thereof. -
FIG. 6 is a cross-sectional side view showing sidewalls spacers formed on opposite sides of the sacrificial mandrels, in accordance with an embodiment of the present invention. - In one or more embodiments, a portion of the
sidewall spacer layer 160 on thefin template layer 120 and the top surfaces of themandrel templates 141 can be removed by an etch-back process using a directional etch, for example, RIE, to remove the portion of the sidewall spacer layer on surfaces approximately perpendicular to the incident ion beam, while thesidewall spacer layer 160 on the vertical sidewalls of thesacrificial mandrels 131 remain essentially unetched. In one or more embodiments, a portion of thesidewall spacer layer 160 on the top surfaces of themandrel templates 141 can be removed by a chemical-mechanical polishing (CMP) to expose theunderlying mandrel templates 141. The remaining portion of thesidewall spacer layer 160 on thesacrificial mandrels 131 can formsidewall spacers 161. - In various embodiments, a plurality of vertical fins can be formed by a sidewall image transfer (SIT) process, self-aligned double patterning (SADP), or self-aligned quadruple patterning (SAQP) to provide a tight pitch between vertical fins. In various embodiments, a direct print can be used to provide fins with a looser pitch.
-
FIG. 7 is a cross-sectional side view showing sidewall spacers formed on the fin template layer after removal of the sacrificial mandrels, in accordance with an embodiment of the present invention. - In one or more embodiments, the
mandrel templates 141 andsacrificial mandrels 131 can be removed after thesidewalls spacers 161 are formed, where themandrel templates 141 andsacrificial mandrels 131 can be removed by selective etching (e.g., RIE or wet etch). Themandrel templates 141 andsacrificial mandrels 131 can be selectively removed, while thesidewalls spacers 161 remain on thefin template layer 120 forming a fin pattern. The sidewalls spacers 161 can be made of a different material from themandrel templates 141 andsacrificial mandrels 131, so themandrel templates 141 andsacrificial mandrels 131 can be selectively removed. -
FIG. 8 is a cross-sectional side view showing fin templates formed on the substrate and sidewall spacers on each fin template, in accordance with an embodiment of the present invention; - In one or more embodiments, the fin pattern formed by the sidewalls spacers 161 can be transferred to the
fin template layer 120 by removing the exposed portion of thefin template layer 120. In various embodiments, a portion of thefin template layer 120 can be removed to form afin template 121 below each of the one ormore sidewall spacers 161 by a directional RIE. Removal of the portions of thefin template layer 120 can expose portions of theunderlying substrate 110, surface/active layer(s), or source/drain layer(s) between each of thesidewall spacers 161 andfin templates 121. -
FIG. 9 is a cross-sectional side view showing a plurality of vertical fins formed on the substrate with a fin template and a sidewall spacer on each vertical fin, in accordance with an embodiment of the present invention. - In one or more embodiments, one or more vertical fin(s) 111 can be formed on the
substrate 110 or a surface active layer, where the vertical fin(s) 111 can be formed by removing a portion of thesubstrate 110 between and/or around asidewall spacer 161 andfin template 121. The one or more vertical fin(s) 111 can be formed by a directional etch, for example, a reactive ion etch (RIE) that removes the portion of the substrate or surface active layer not covered by asidewall spacer 161. The removal of the substrate material can form vertical fin(s) 111 with a tapered profile having a greater width at the base of the vertical fin(s) and a narrower width at the top of the fin(s), or with a straight profile (i.e., an essentially uniform width), where the straight or tapered profile can be produced as an aspect of the etching process. - In various embodiments, the
substrate 110 or active surface layer can be a silicon-germanium (SiGe) layer and silicon fins can be epitaxially grown on the SiGe surface to provide strained vertical fins for at least a portion of the formedvertical fins 111. - In one or more embodiments, trenches can be formed in the substrate or surface active layer between and/or around a
sidewall spacer 161 andfin template 121 to a depth, D1, in the range of about 20 nm to about 150 nm, or in the range of about 30 nm to about 100 nm, or about 45 nm to about 60 nm, where the vertical fin(s) 111 formed in the substrate can have a resulting height, H1, equal to the depth of the trench. Other depths and heights are also contemplated. The formed vertical fin(s) 111 can have a tapered profile with a width at the base 112 greater than the width of thesidewall spacer 161 andfin template 121 on thetop surface 113 of the vertical fin(s), or the etching process can be controlled to provide vertical fin(s) 111 with essentially vertical sidewalls, such that the vertical fin width is substantially uniform along the fin height. - In non-limiting exemplary embodiments, the
substrate 110 can be a single crystal silicon (Si) wafer or a single crystal silicon-germanium (SixGey) wafer, or the substrate can include a single crystal silicon (Si) or single crystal silicon-germanium active layer (SixGey) at the surface of the substrate 110 (i.e., surface active layer) from which a plurality of vertical fins can be formed. - In one or more embodiments, the vertical fin(s) 111 can have a length in the range of about 20 nm to about 60 nm, or about 30 nm to about 50 nm, where the vertical fin length can be equal to or greater than the width, W1. The vertical fin(s) 111 can have a substantially (e.g., with rounded edges and rough/uneven surfaces) square or rectangular cross-section parallel with the plane of the
substrate 110. In one or more embodiments, the vertical fin(s) 111 can have a height in the range of about 20 nm to about 150 nm, or in the range of about 30 nm to about 100 nm, or about 45 nm to about 60 nm, although other heights are contemplated. - In one or more embodiments, the height of the vertical fin(s) 111 on a first region of the substrate can be the same as the height of the vertical fin(s) 111 on a second region of the substrate that can be adjacent to the first region of the substrate. The vertical fin(s) 111 on the second region of the substrate can be longer than the vertical fin(s) on a first region. The vertical fin(s) 111 on a second region of the substrate may be covered with a protective blocking layer, while vertical fin(s) 111 on a first region of the substrate are processed to form vertical fuses. The vertical fin(s) 111 on the second region of the substrate may be used to fabricate one or more vertical transport fin field effect transistors (VT FinFETs). The VT FinFETs may be electrically coupled to one or more vertical fuses on the first region of the substrate or another adjacent region of the substrate. A plurality of vertical fuses on a first region of the
substrate 110 can form a vertically integrated front end of line (FEOL) fuse array. -
FIG. 10 is a cross-sectional side view showing a fin template remaining on each tapered vertical fin after removal of the sidewall spacers, in accordance with an embodiment of the present invention. - In one or more embodiments, the
sidewall spacers 161 can be removed from thevertical fins 111 to expose the top surface of thefin templates 121 on the vertical fins. Thevertical fins 111 can have tapered sidewall profiles, where thebase 112 of avertical fin 111 has a greater width, W2, than the width, W1, at thetop surface 113 of thevertical fin 111. The sidewall spacers 161 can be removed, for example, by an isotropic dry etch, a selective RIE process, or a selective wet etch. The underlying fin template(s) 121 can act as an etch stop. The fin template(s) 121 can remain on the vertical fin(s) 111 after thesidewall spacers 161 are removed, and be removed by a separate selective etch. - In one or more embodiments, the width, W1, at the
top surface 113 of the vertical fin can be in the range of 10 nm to about 40 nm, and the width, W2, at thebase 112 of the vertical fin can be about 5 nm to about 40 nm wider than the width, W1. In other embodiments, the width, W1, at thetop surface 113 of the vertical fin(s) 111 can be about the same as the width, W2, at thebase 112 of the vertical fin(s) with a vertical sidewall. - In various embodiments, a plurality of
vertical fins 111 formed on thesubstrate 110 can be divided into two or more subsets where a first subset of vertical fins includes one or more vertical fins on a first region of the substrate, and a second subset of vertical fins includes one or more vertical fins of the plurality ofvertical fins 111 on a second region of the substrate. -
FIG. 11 is a cross-sectional side view showing a spacer layer on the vertical fins and substrate, in accordance with an embodiment of the present invention. - In one or more embodiments, a
spacer layer 170 can be formed on the fin templates, vertical fin(s) 111, and exposed surface of the substrate, where thespacer layer 170 can be blanket deposited on the vertical fin(s) 111 and substrate, for example, by CVD, PECVD, LPCVD, a spin-on process, or combinations thereof. Thespacer layer 170 may fill the spaces between adjacentvertical fins 111, extend above, and cover the top surfaces of the fin templates and sidewalls of the vertical fins. - In one or more embodiments, the
spacer layer 170 can be a silicon oxide, a carbon-doped silicon oxide, a porous silicon oxide, a silicon nitride, a silicon oxynitride, or combinations thereof. - In one or more embodiments, a masking layer can be formed on at least a portion of the
spacer layer 170, where the masking layer can cover one or more of thefin templates 121 and vertical fins in a second region of the substrate to act as a blocking layer. The masking layer can be located on at least a portion of thespacer layer 170, where at least the top surface of one or more fin templates is exposed in a first region of the substrate. The masking layer can be an organic lithography material that can be patterned and developed. The masking layer can be a positive or negative resist material. -
FIG. 12 is a cross-sectional side view showing a spacer layer with a reduced height exposing the fin templates and an upper portion of the vertical fins, in accordance with an embodiment of the present invention. - In one or more embodiments, the height of the
spacer layer 170 can be reduced to below thetop surface 113 of the vertical fin(s) 111, where thespacer layer 170 can be reduced within a first region of the substrate. A chemical-mechanical polishing can be used to remove the portion of thespacer layer 170 extending above the fin templates(s) 121, and a selective and/or directional etch (e.g., RIE, wet etch) can be used to remove additional material of thespacer layer 170 to reduce the height of the spacer layer below thetop surface 113 of the vertical fin(s) 111. - In one or more embodiments, the height of the
spacer layer 170 can be reduced to expose about an upper ⅓ portion (e.g., 30% to 37%) of the vertical fin height, while about a lower ⅔ portion of the vertical fin height remains covered by the spacer layer. In various embodiments, thespacer layer 170 can cover about 60% to about 70% of the height of the vertical fin(s) 111, while about 30% to about 40% of the upper portion of thevertical fin 111 is exposed. - In one or more embodiments, the upper portion of the vertical fin can have a height, H2, above the surface of the
spacer layer 170 in the range of about 5 nm to about 25 nm, or in the range of about 10 nm to about 15 nm, although other heights are contemplated. - In one or more embodiments, the
vertical fins 111 can be a crystalline semiconductor with a predetermined crystal orientation, where removal of the one or moreexposed fin templates 121 exposes a crystalline surface. -
FIG. 13 is a cross-sectional side view showing a capping layer on the fin templates, and the exposed portions of the vertical fins and spacer layer, in accordance with an embodiment of the present invention. - In one or more embodiments, a
capping layer 180 can be formed on the exposed surfaces of the vertical fin(s) 111, fin template(s) 121, andspacer layer 170, where thecapping layer 180 can be formed by ALD, PEALD, CVD, PECVD, or combinations thereof. - In various embodiments, a
vertical fin 111 can be encapsulated by thefin template 121 on atop surface 113 and thecapping layer 180 on the side and end surfaces of the vertical fins, where the capping layer is deposited on the exposed surfaces of thevertical fin 111,fin template 121, andspacer layer 170. The height of thefin template 121 can be greater than the thickness of thecapping layer 180. - In one or more embodiments, the
capping layer 180 can be silicon oxide (SiO), silicon nitride (SiN), silicon oxynitride (SiON), silicon carbonitride (SiCN), silicon boronitride (SiBN), silicon borocarbide (SiBC), silicon boro carbonitride (SiBCN), boron carbide (BC), a boron nitride (BN), or combinations thereof. In various embodiments, thefin template 121 and thecapping layer 180 may be the same material, such that both thefin template 121 and thecapping layer 180 have the same etch rate. Thefin template 121 and thecapping layer 180 may be made of materials that block oxygen diffusion (e.g., Si3N4) to avoid formation of a silicon oxide. -
FIG. 14 is a cross-sectional side view showing fin caps on the upper portion of each vertical fin, in accordance with an embodiment of the present invention. - In one or more embodiments, a portion of the
capping layer 180 can be removed to form fin cap(s) 181 on each of the vertical fin(s) 111, where the fin cap(s) 181 can include thefin template 121 and remaining portion of thecapping layer 180 that covers the upper portion of eachvertical fin 111. Thecapping layer 180 can be removed from the horizontal surfaces of thefin template 121 andspacer layer 170 through a selective, direction etch (e.g., RIE), where the exposedcapping layer 180 material can be etched back to expose the underlying surfaces. The combination of thefin template 121 and remainingcapping layer 180 on the fin template and side surfaces can form afin cap 181 that covers the portion of thevertical fin 111 above the top surface of thespacer layer 170. - The
fin template 121 andcapping layer 180 can be the same material (e.g., silicon nitride (SiN)) or different materials. - In one or more embodiments, the
spacer layer 170 can be removed to expose the sidewalls of the lower portion of the vertical fin(s) 111. Thespacer layer 170 can be removed using an isotropic etch selective for the material of thespacer layer 170. -
FIG. 15 is a cross-sectional side view showing a sacrificial layer formed on the sidewalls of each vertical fin, in accordance with an embodiment of the present invention. - In one or more embodiments, a
sacrificial layer 119 can be formed on the exposed sidewalls of the vertical fin(s) 111, where the formation of thesacrificial layer 119 can consume at least a portion of the vertical fin below thefin cap 181 to reduce the width (i.e. thickness) of the initial fin material. A portion of the exposed surface of thesubstrate 110 can be converted to thesacrificial layer 119, where the portion can be consumed to increase the depth of the trench adjacent to theverticals 111, and thereby increase the height of the vertical fins. In various embodiments, thesacrificial layer 119 can be thermally grown on the sidewalls of the vertical fin(s) 111 and the exposed substrate surface, for example by a thermal oxide growth process. Formation of the oxide can initially increase the thickness (i.e., width) of thevertical fins 111. - In a non-limiting exemplary embodiment, a silicon dioxide (SiO2)
sacrificial layer 119 can be grown on the sidewalls by consuming a surface portion of crystalline silicon (c-Si) vertical fin(s) 111, where the silicon dioxide (SiO2)sacrificial layer 119 can be formed by thermal oxidation of the exposed vertical fin material. Formation of thesacrificial layer 119 can increase the width of thevertical fin 111 below the fin cap. The remaining width of a siliconvertical fin 111 can be less than the initial width after formation of the silicon dioxidesacrificial layer 119 due to conversion of an outer layer of the exposed vertical fin to the silicon dioxide (SiO2). -
FIG. 16 is a cross-sectional side view showing a thinned vertical fin have a fuse structure after removal of the sacrificial layer on the sidewalls of each vertical fin, in accordance with an embodiment of the present invention. - In one or more embodiments, the
sacrificial layer 119 can be removed to reduce the width of the vertical fin(s) 111 to provide a narrower vertical fin having a base with a reduced width, W3, and aneck region 115, where theneck region 115 has a width, W4, less than the width, W1, of thetop surface 113 and reduced width, W3, of thebase 112 of thevertical fin 111. Removal of thesacrificial layer 119 below theupper portion 117 of the vertical fin(s) 111 can reduce the cross-sectional area of the lower portion of the vertical fin(s) 111. In various embodiments, the width, W4, of theneck region 115 is less than both the reduced width, W3, of thebase 112 and the width, W1, of thetop surface 113. In various embodiments, theupper portion 117 of the vertical fin(s) 111 can have straight sidewalls instead of tapered sidewalls due to the fin forming process, such that the width, W1, is essentially uniform for theupper portion 117. - In embodiments with a
vertical fin 111 having straight sidewalls and a uniform width along the height of the vertical fin, the widths, W3 and W4, can be about the same after reduction of the vertical fin width. Theneck region 115 may be formed by undercutting the fin cap(s) 181 by the isotropic etch. - In one or more embodiments, the
sacrificial layer 119 can be removed using a selective isotropic etch (e.g., wet etch) to form a narrower section of thevertical fin 111 that has a region (e.g., neck region 115). - In one or more embodiments, the formation of the
sacrificial layer 119 may be skipped and the width of thevertical fin 111 reduced by an isotropic etch (e.g., isotropic wet etch, dry etch, or plasma etch) that selectively removes material from the exposed surfaces of thevertical fin 111. The width of a lower portion of the vertical fin(s) 111 can be reduced by etching the lower portion of the vertical fin to remove a predetermined thickness from the side and end walls of the vertical fin(s). - In various embodiments, a portion of the
vertical fin 111 is made narrower to create a structural change in a conductive path that increases resistance across at least a portion of the conductive path to form a fuse structure. The resulting fuse structure can provide an open circuit state or a closed circuit state depending on whether the conductive path through the fuse structure is interrupted or uninterrupted, respectively. The vertical fin having a fuse structure can form a fuse element in a circuit, where a fuse element has a fuse structure. The fuse element can be converted from a closed circuit state to and open circuit state by passing a sufficient current through the fuse structure at least momentarily to generate sufficient electromigration to form a gap in a conductive material at theneck region 115. A fuse element or an array of fuse elements can be programmed by selectively forming open circuit state(s) along predetermined conductive path(s) by blowing (e.g., forming a gap in the conductor or measurable increase in resistivity) a predetermined pattern of fuse structures. The array of fuse elements can be addressable, so selected fuse elements can be blown, and the fuse elements can be electrically connected to a programming device/and/or circuit that is configured to selectively pass sufficient current through predetermined fuse elements to form an open circuit state. Programming fuses can utilize electromigration to form a gap in the conductive material or increase the resistance by a predetermined measurable amount. -
FIG. 17 is a cross-sectional side view showing thinned vertical fins after removal of the fin cap from each vertical fin, in accordance with an embodiment of the present invention. - In one or more embodiments, the
fin cap 181, which can include thecapping layer 180 andfin template 121, on avertical fin 111 can be removed by a selective isotropic etch (e.g., a wet etch). The non-reducedupper portion 117 of thevertical fin 111 can be exposed by removal of thefin cap 181. Removal of thefin cap 181 from the upper portion of thevertical fin 111 can leave the entire vertical fin exposed for formation of a subsequent conformal layer. -
FIG. 18 is a cross-sectional side view showing an amalgamation layer formed on the vertical fins having a fuse structure and exposed substrate surface, in accordance with an embodiment of the present invention. - In one or more embodiments, an
amalgamation layer 190 can be formed on the exposed surfaces of the vertical fin(s) 111 andsubstrate 110, where theamalgamation layer 190 can be a metal that forms a silicide with the material of the vertical fin(s) 111. Theamalgamation layer 190 can be conformally formed on the exposed surfaces of the vertical fin(s) 111 andsubstrate 110, for example, by ALD or PEALD, such that theamalgamation layer 190 has a uniform thickness on the vertical fin(s) and substrate surface. - In one or more embodiments, the
amalgamation layer 190 can be a metal that can form a metal silicide (M-Si) with the silicon of the vertical fin(s) 111. In various embodiments, theamalgamation layer 190 can be selected from the group consisting of titanium (Ti), nickel (Ni), cobalt (Co), molybdenum (Mo), platinum (Pt), tungsten (W), tantalum (Ta), or suitable combinations thereof. - In one or more embodiments, the
amalgamation layer 190 has a thickness in the range of about 2 nm to about 30 nm, or in the range of about 3 nm to about 10 nm. The thickness of the of theamalgamation layer 190 can be related to the width and volume of thevertical fin 111, where the thickness of theamalgamation layer 190 can be sufficient to convert the entire volume of avertical fin 111 to a silicide or only a portion of thevertical fin 111 to a silicide. -
FIG. 19 is a cross-sectional side view showing the vertical fins converted to conductive silicide pillars and a surface region of the substrate converted to a conductive silicide base by a heat treatment, in accordance with an embodiment of the present invention. - In one or more embodiments, the
amalgamation layer 190, vertical fin(s) 111, andsubstrate 110 can be heat treated to allow the materials of theamalgamation layer 190, vertical fin(s) 111, and substrate surface to inter-diffuse. Theamalgamation layer 190 can react with the vertical fin(s) 111 andsubstrate 110 to convert the neighboring portion of the vertical fin(s) into conductive silicide pillar(s) 201 and the neighboring portion of the substrate into aconductive silicide base 202, where theamalgamation layer 190 can be a silicide-forming metal layer. Unreacted portions of theamalgamation layer 190 can be selectively removed after the silicide formation, where the unreacted portions can be removed by a selective etch. In various embodiments, the entirevertical fin 111 can be converted into a metal silicide. In various embodiments, only anouter shell 208 of thevertical fin 111 may be converted into a metal silicide, where the conductive silicide pillar(s) 201 can include a remainingfin core 209 of the vertical fin material. The conductive silicide pillar(s) 201 can retain the fuse structure previously formed in the vertical fin(s) 111, including apillar neck region 205. The narrowpillar neck region 205 functions as a fuse portion. Thewider regions narrow neck region 205 increases current density, thus increasing the electromigration. By reducing the width of the electromigrated region in the fuse portion (neck region), the current density and the temperature increases in the electromigrated region during electrical programming of the fuse (i.e., opening the circuit). - In one or more embodiments, the reaction of the
amalgamation layer 190 with the vertical fin(s) 111 and substrate surface can alter the width of the vertical fin(s) 111 due to incorporation of the amalgamation layer material, while retaining the fuse structure. In various embodiments, the conductive silicide pillar(s) 201 can have anupper portion 207 with a width, W5, which can be larger than the original width, W1, of the vertical fin; aneck region 205 with a width, W7, which can be wider than original width, W4; and abase region 206 with a width, W6, which can be wider than the original width W3. In various embodiments, W7<W5, and W7≤W6, where the sidewalls of the conductive silicide pillar(s) 201 can be straight or tapered. - In one or more embodiments, the width, W5, of the
upper portion 207 of theconductive silicide pillar 201 can be in the range of about 10 nm to about 60 nm, and the width, W7, of theneck region 205 of the conductive silicide pillar is less than the width, W5, of theupper portion 207 of the conductive silicide pillar by about 5 nm to about 40 nm. In various embodiments, theconductive silicide pillar 201 can have a height in the range of about 20 nm to about 150 nm, or in the range of about 30 nm to about 100 nm, or about 45 nm to about 60 nm. - In one or more embodiments, the
conductive silicide base 202 can have a thickness (i.e., depth) greater than the width, W7, of thepillar neck region 205, where the material of theamalgamation layer 190 may diffuse to a depth greater than the width, W7, during a heat treatment. Theconductive silicide base 202 can have a thickness greater than the width, W7, such that thepillar neck region 205 is the narrowest region through which current flowing through a fuse element passes. - In one or more embodiments, at least a portion of the conductive silicide pillar(s) 201 and
conductive silicide base 202 can be titanium silicide (TiSi), nickel silicide (NiSi), cobalt silicide (CoSi), molybdenum silicide (MoSi), platinum silicide (PtSi), tungsten silicide (WSi), tantalum silicide (TaSi), or suitable combinations thereof. - In one or more embodiments, the thickness of the
amalgamation layer 190 can be great enough to supply sufficient metal to convert the entirevertical fin 111 to a metal-silicide (M-Si) material. In various embodiments, theamalgamation layer 190 can have a thickness less than an amount sufficient to convert the entirevertical fin 111 to a metal-silicide material, where afin core 209 of the vertical fin material can remain within theouter silicide shell 208 of the conductive silicide pillar(s) 201. Themetal silicide shell 208 can surround thefin core 209, where thefin core 209 can have a higher resistivity than themetal silicide shell 208. - In one or more embodiments, the conversion of a silicon
vertical fin 111 to aconductive silicide pillar 201 changes the resistivity from a range of about 1×10−5 Ω-m to about 0.1 Ω-m to a range of about 1×10−7 Ω-m to about 3×10−6 Ω-m for the metal silicide. - In various embodiments, the
vertical fin 111 and resultingfin core 209 can be doped or undoped single crystal silicon, where the doped or undoped single crystal silicon has a higher resistivity than the metal silicide. A dopedsilicon fin core 209 can be utilized to provide increased electromigration of a metal-silicide shell 208. A current can pass through a silicideouter shell 208 resulting in electromigration of the silicide, whereas thefin core 209 can remain, but has a measurably higher resistance than the silicideouter shell 208. A gap can form in theouter shell 208 causing a drop in current flow. In various embodiments, the difference in resistance between the silicideouter shell 208 and thefin core 209 can be at least 10%. - In one or more embodiments, the conductive silicide pillar(s) 201 can have a
pillar neck region 205 that is narrower than the width of anupper portion 207 of the conductive silicide pillar(s) 201, as measured at a cross-section parallel with the plane of the substrate. Thebase 206 of theconductive silicide pillar 201 can be in contact with theconductive silicide base 202, and anupper portion 207 can be at the distal end of theconductive silicide pillar 201 away from theconductive silicide base 202. Themetal silicide shell 208 can surround thefin core 209 and form an electrical path having a lower resistance than the material of thevertical fin 111 from theupper portion 207, through thepillar neck region 205, to theconductive silicide base 202 or conductivesilicide base segments 204. - In a non-limiting exemplary embodiment, the
amalgamation layer 190 is a nickel (Ni) layer deposited on the exposed surfaces of thesubstrate 110 and vertical fin(s) 111 to a thickness of 5 nm, where theupper portion 117 of the vertical fin has a width, W1, of about 20 nm, theneck region 115 has a width, W4, of about 8 nm, and thebase 112 of the vertical fin has a width, W3, of about 20 nm. After reacting theamalgamation layer 190 with the vertical fin(s) 111 andsubstrate 110, to form aconductive silicide base 202 and conductive silicide pillar(s) 201, the conductive silicide pillar(s) 201 can have anupper portion 207 with a width, W5, of about 30 nm, aneck region 205 with a width, W7, of about 18 nm, and abase region 206 with a width, W6, of about 30 nm. A silicide thickness of about 2.2 times the initial amalgamation layer thickness can be formed if the metal of the amalgamation layer is fully converted into the metal silicide. The final thickness (NiSi shell plus fin core) will increase by an amount of reacted Ni thickness. For example, the 5 nmthick amalgamation layer 190 on each sidewall can produce an 11 nm thick NiSi layer on each side of thevertical fin 111, while about 5 nm of Si is incorporated. In another example, 2 nm of Ni is converted to ˜4.4 nm NiSi, then the total width increase will be about 4 nm. Note that for other metal silicides, the thickness ratio (e.g., 2.2) between silicide and metal can change, which can result in different final thicknesses from the same amalgamation layer thickness depending on the metal of theamalgamation layer 190. - In one or more embodiments, the heat treatment can be a furnace anneal, a rapid thermal anneal (RTA), a flash anneal, or any other suitable annealing technique, at a temperature in the range of about 350° C. to about 850° C. for a duration in the range of about 0.001 min. to about 60 min., where the duration of the heat treatment can be shorter for higher temperatures.
-
FIG. 20 is a cross-sectional side view showing the conductive silicide pillars on separate sections of the conductive silicide base after masking and removal of a portion of the silicide base, in accordance with an embodiment of the present invention. - In one or more embodiments, the conductive silicide pillar(s) 201 can be covered by a
temporary fill layer 210 and amasking layer 215, where thetemporary fill layer 210 can be a flowable oxide or polymeric material, and themasking layer 215 can be an organic resist material, as would be known in the art. Thetemporary fill layer 210 and amasking layer 215 can be blanket deposited on the conductive silicide pillar(s) 201 andconductive silicide base 202, where thetemporary fill layer 210 can fill the space betweenconductive silicide pillars 201. - In one or more embodiments, the
masking layer 215 can be patterned and developed to expose predetermined portions of thetemporary fill layer 210, where the exposed portions can be between predetermined conductive silicide pillar(s) 201, and may include one or more conductive silicide pillar(s) 201. The exposed portion(s) of thetemporary fill layer 210 can be removed, for example, by a directional selective etch (e.g., RIE) that exposes the underlying portion of theconductive silicide base 202. The exposed portion(s) of thetemporary fill layer 210 can be removed, for example, by a directional selective etch (e.g., RIE) that separates theconductive silicide base 202 into two or more conductivesilicide base segments 204. - In one or more embodiments, the exposed conductive silicide pillar(s) 201 and
conductive silicide base 202 can be removed to separate theconductive silicide base 202 into two or more conductivesilicide base segments 204. In various embodiments, a singleconductive silicide pillar 201 can be on a conductivesilicide base segment 204, or a plurality ofconductive silicide pillars 201 can be on a conductivesilicide base segment 204. Theconductive silicide pillars 201 can be ganged together to form multiple fuse elements in parallel to increase the current carrying capacity of the ganged fuse element. Adjusting the number ofconductive silicide pillars 201 on a conductivesilicide base segment 204 can vary the current used to blow the ganged fuse element, where the current carrying capacity of each individualconductive silicide pillars 201 remains the same. - In one or more embodiments, a
conductive silicide pillar 201 can be on each conductivesilicide base segment 204, where thebase region 206 of theconductive silicide pillar 201 can be in contact with the conductivesilicide base segment 204. Each conductivesilicide base segment 204 can provide an electrical path to a proximal end of one or more conductive silicide pillar(s) 201. Current can flow vertically from the conductivesilicide base segment 204 through the one or more conductive silicide pillar(s) 201 in electrical contact with the conductivesilicide base segment 204, or vertically through theupper portion 207 of the conductive silicide pillar(s) 201 andpillar neck region 205 to the conductivesilicide base segment 204. In various embodiments, the conductivesilicide base segment 204 can have a lower resistance than the one or more conductive silicide pillar(s) 201 to conduct current to eachconductive silicide pillar 201. -
FIG. 21 is a cross-sectional side view showing metal electrodes formed to the separate conductive silicide base segments and the conductive silicide pillars, in accordance with an embodiment of the present invention. - In one or more embodiments, the
masking layer 215 andtemporary fill layer 210 can be removed to expose the conductive silicide pillar(s) 201 on the separatesilicide base segments 204, and intervening portions of theunderlying substrate 110 using methods known in the art (e.g., stripping, ashing, etching, etc.). - In one or more embodiments, an interlayer dielectric (ILD)
layer 220 can be formed on the exposed conductive silicide pillar(s) 201, separatesilicide base segments 204, and intervening portions of theunderlying substrate 110, where the interlayer dielectric (ILD)layer 220 can be blanket deposited to fill in the spaces between conductive silicide pillars andsilicide base segments 204. - In one or more embodiments, the
ILD layer 220 can be silicon oxide (SiO), a low-k dielectric, a flowable polymeric material, or a combination thereof. A low-k dielectric material can include, but not be limited to, a fluoride-doped silicon oxide (e.g., fluoride doped glass), a carbon doped silicon oxide, a porous silicon oxide, a spin-on silicon based polymeric material (e.g., tetraethyl orthosilicate (TEOS), hydrogen silsesquioxane (HSQ) and methylsilsesquioxane (MSQ)), or combinations thereof. In various embodiments, theILD layer 220 can be formed by CVD, LPCVD, or spun on. - In one or more embodiments, the
ILD layer 220 can cover the conductive silicide pillar(s) 201 and extend above the top surfaces of the conductive silicide pillar(s) 201. A chemical-mechanical polishing can be utilized to remove the ILD layer material above the top surfaces of the conductive silicide pillar(s) 201, and provide a smooth, flat surface. - In one or more embodiments, the
ILD layer 220 can be masked, and vias formed in the ILD layer down to the conductive silicide pillar(s) 201 andsilicide base segments 204 to form electrical paths. The electrical path can include theconductive silicide base 202 or conductivesilicide base segments 204 and conductive silicide pillar(s) 201 having the fuse structure that forms a fuse element. - In one or more embodiments, the vias in the
ILD layer 220 can be filled with a conductive metal to form a metal electrode(s) 231, 235 in contact with theconductive silicide base 202, conductivesilicide base segments 204, and conductive silicide pillar(s) 201. Themetal electrode 235 to the upper portion of theconductive silicide pillar 201 can have a smaller cross-sectional area than themetal electrode 231 to theconductive silicide base 202 or conductivesilicide base segments 204, since each fuse element may carry a smaller individual current than the current that passes through theconductive silicide base 202 or conductivesilicide base segments 204. Themetal electrode 235 to theupper portion 207 of theconductive silicide pillar 201 can have a larger cross-sectional area than thepillar neck region 205, so thepillar neck region 205 experiences the largest current density, and the contact between themetal electrode 235 andupper portion 207 does not restrict current flow. - In one or more embodiments, the material of the metal electrode(s) 231, 235 is selected from the group consisting of tungsten (W), cobalt (Co), titanium (Ti), molybdenum (Mo), nickel (Ni), copper (Cu), and suitable combinations thereof.
- While not intending to be limited by theory, it is believed that current flowing through the fuse element with a sufficient current density can cause electromigration of the silicide material, where the electromigration can be predominantly at the
pillar neck region 205. The current density can provide sufficient electromigration of the metal silicide of to migrate away from this narrow region of the fuse structure until an open circuit is created, for example, by a gap being formed between the metal silicide of theupper portion 207 of the conductive silicide pillar(s) 201 and the lower portion. In various embodiments, afin core 209 can remain, but the fin core can have a measurably greater resistance than the conductive metal-silicide forming an outer metal-silicide shell 208. In various embodiments, the current density passed through a fuse element can be sufficient to cause electromigration of the metal-silicide material to create a measurable increase in resistivity. - In various embodiments, a change in resistance in the range of at least about 10% can be measured to determine the opening of a fuse element. In various embodiments, the change in resistance can be in the range of about 10% to about 100%. In various embodiments, a blown fuse element can have a resistance of 1000Ω or more.
-
FIG. 22 is a top view showing exposed metal electrodes formed to the conductive silicide pillars and the separate conductive silicide bases on the substrate, in accordance with an embodiment of the present invention. - In one or more embodiments, the metal electrode(s) 231, 235 can be formed in the
ILD layer 220 to provide conductive electrical paths to each of thefuse elements 200, including a conductive silicide pillar(s) 201 having a fuse structure, such that theconductive silicide pillar 201 can be blown (i.e., form an open circuit or measurable increase in resistivity) by selectively passing a current through the specificconductive silicide pillar 201. In various embodiments, eachconductive silicide pillar 201 can be electrically coupled to ground though a programming circuit. Themetal electrode 231 can be configured and dimensioned to carry a larger current thanmetal electrode 235. -
FIG. 23 is a top view of blocking layers formed on two regions of a substrate and vertical fins formed on two other regions of the substrate adjacent to at least one of the regions covered by a blocking layer, in accordance with an embodiment of the present invention. - In one or more embodiments, a plurality of
vertical fins 111 can be formed on thesubstrate 110, where thevertical fins 111 can be arranged as an array (e.g., a row×column array) that can be separated into two or more regions on the substrate. - In one or more embodiments, a
spacer layer 170 and a masking layer can be formed on at least a portion of thesubstrate 110 andvertical fins 111 to form ablocking layer 330. One or more sections of theblocking layer 330 can be removed to expose the underlyingvertical fins 111 in afirst region 310 for forming a fuse structure and fuse element, while othervertical fins 111 in a neighboringsecond region 320 remains covered by theblocking layer 330. - In various embodiments, the
blocking layer 330 can be patterned to form an arrangement of vertical transport fin field effect transistors on predetermined portions of thesubstrate 110 and fuse arrays on different predetermined portions of thesubstrate 110. -
FIG. 24 is a top view of vertical FinFETs formed on two regions of a substrate and fuse elements formed on two other regions of the substrate adjacent to at least one of the regions having vertical FinFETs, in accordance with an embodiment of the present invention. - In one or more embodiments, the portions of the
blocking layer 330 can be removed from thesecond region 320 on the substrate to exposed the previously protectedvertical fins 111, while a blocking layer can be formed on theconductive silicide base 202, conductivesilicide base segments 204, and conductive silicide pillar(s) 201 on thefirst region 310 of the substrate. - In various embodiments, additional front-end fabrication processes can be utilized to fabricate one or
more FinFETS 400 from the previously coveredvertical fins 111, where theFinFETS 400 are on the second region(s) 320 of the substrate adjacent to thefirst regions 310. The vertical finFETS can be n-type FinFETs, p-type FinFETs, or a combination thereof to form CMOS devices. The FinFET can have current flow vertically or horizontally, such that the FinFETs are vertical or horizontal transport FinFETs. The FinFETs can be part of the programming circuit for addressing the conductive silicide pillar(s) 201, a logic device, memory devices, or a combination thereof. The fin field effect transistor(s) 400 on thesecond region 320 of the substrate 100 can form a logic circuit, a memory circuit, or a combination thereof, and at least one conductive silicide pillars having a fuse structure is electrically coupled to the logic circuit, the memory circuit, or the combination thereof. - In a non-limiting exemplary embodiment, an array of vertical fuse elements 200 can be formed on a first region 310 of a substrate 110 adjacent to a second region 320 of the substrate having fin field effect transistors 400 by forming a plurality of vertical fins 111 on the substrate 110; forming a blocking layer 330 on the plurality of vertical fins; removing a portion of the blocking layer 330 from a first region 310 of the substrate to expose one or more vertical fins 111 on the first region of the substrate, where the first region 310 is adjacent to a second region 320 of the substrate 110 having one or more vertical fins covered by a remaining portion of the blocking layer 330; forming a fin cap 181 on each of the exposed one or more vertical fins 111, where a lower portion of the one or more vertical fins remains exposed after formation of the fin cap(s) 181 on each of the exposed one or more vertical fins 111; reacting the exposed lower portion of the one or more vertical fins to form a sacrificial layer 119 on the exposed lower portion of each of the one or more vertical fins 111; and removing the sacrificial layer 119 from the lower portion of each of the one or more vertical fins to form a neck region 115 in each of the one or more vertical fins 111.
- Reference in the specification to “one embodiment” or “an embodiment”, as well as other variations thereof, means that a particular feature, structure, characteristic, and so forth described in connection with the embodiment is included in at least one embodiment. Thus, the appearances of the phrase “in one embodiment” or “in an embodiment”, as well any other variations, appearing in various places throughout the specification are not necessarily all referring to the same embodiment.
- It will also be understood that when an element such as a layer, region or substrate is referred to as being “on” or “over” another element, it can be directly on the other element or intervening elements can also be present. In contrast, when an element is referred to as being “directly on” or “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements can be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.
- The present embodiments can include a design for an integrated circuit chip, which can be created in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate chips or the photolithographic masks used to fabricate chips, the designer can transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly. The stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer. The photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.
- Methods as described herein can be used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case, the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case, the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- It should also be understood that material compounds will be described in terms of listed elements, e.g., SiGe. These compounds include different proportions of the elements within the compound, e.g., SiGe includes SixGe1-x, where x is less than or equal to 1, etc. In addition, other elements can be included in the compound and still function in accordance with the present principles. The compounds with additional elements will be referred to herein as alloys.
- It is to be appreciated that the use of any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B). As a further example, in the cases of “A, B, and/or C” and “at least one of A, B, and C”, such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C). This can be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of example embodiments. As used herein, the singular forms “a,” “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises,” “comprising,” “includes” and/or including, when used herein, specify the presence of stated features, integers, steps, operations, elements and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components and/or groups thereof.
- Spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper,” and the like, can be used herein for ease of description to describe one element's or feature's relationship to another element(s) or feature(s) as illustrated in the FIGS. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the FIGS. For example, if the device in the FIGS. is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, the term “below” can encompass both an orientation of above and below. The device can be otherwise oriented (rotated 90 degrees or at other orientations), and the spatially relative descriptors used herein can be interpreted accordingly. In addition, it will also be understood that when a layer is referred to as being “between” two layers, it can be the only layer between the two layers, or one or more intervening layers can also be present.
- It will be understood that, although the terms first, second, etc. can be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another element. Thus, a first element discussed below could be termed a second element without departing from the scope of the present concept.
- Having described preferred embodiments of a device and method (which are intended to be illustrative and not limiting), it is noted that modifications and variations can be made by persons skilled in the art in light of the above teachings. It is therefore to be understood that changes may be made in the particular embodiments disclosed which are within the scope of the invention as outlined by the appended claims. Having thus described aspects of the invention, with the details and particularity required by the patent laws, what is claimed and desired protected by Letters Patent is set forth in the appended claims.
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/425,589 US10043746B1 (en) | 2017-02-06 | 2017-02-06 | Fabrication of vertical fuses from vertical fins |
US15/993,042 US10319677B2 (en) | 2017-02-06 | 2018-05-30 | Fabrication of vertical fuses from vertical fins |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/425,589 US10043746B1 (en) | 2017-02-06 | 2017-02-06 | Fabrication of vertical fuses from vertical fins |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/993,042 Continuation US10319677B2 (en) | 2017-02-06 | 2018-05-30 | Fabrication of vertical fuses from vertical fins |
Publications (2)
Publication Number | Publication Date |
---|---|
US10043746B1 US10043746B1 (en) | 2018-08-07 |
US20180226343A1 true US20180226343A1 (en) | 2018-08-09 |
Family
ID=63014005
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/425,589 Expired - Fee Related US10043746B1 (en) | 2017-02-06 | 2017-02-06 | Fabrication of vertical fuses from vertical fins |
US15/993,042 Expired - Fee Related US10319677B2 (en) | 2017-02-06 | 2018-05-30 | Fabrication of vertical fuses from vertical fins |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/993,042 Expired - Fee Related US10319677B2 (en) | 2017-02-06 | 2018-05-30 | Fabrication of vertical fuses from vertical fins |
Country Status (1)
Country | Link |
---|---|
US (2) | US10043746B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20210257360A1 (en) * | 2020-02-19 | 2021-08-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Bent Fin Devices |
US20220045002A1 (en) * | 2020-07-07 | 2022-02-10 | Nanya Technology Corporation | Method for preparing vertical electrical fuse device |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10043746B1 (en) * | 2017-02-06 | 2018-08-07 | International Business Machines Corporation | Fabrication of vertical fuses from vertical fins |
US10510662B2 (en) * | 2017-11-07 | 2019-12-17 | Globalfoundries Inc. | Vertically oriented metal silicide containing e-fuse device and methods of making same |
US10573596B2 (en) * | 2017-12-08 | 2020-02-25 | International Business Machines Corporation | FinFET fuses formed at tight pitch dimensions |
US10262862B1 (en) * | 2017-12-21 | 2019-04-16 | Nanya Technology Corporation | Method of forming fine interconnection for semiconductor devices |
US10340221B1 (en) * | 2018-02-27 | 2019-07-02 | International Business Machines Corporation | Stacked FinFET anti-fuse |
EP3667733A1 (en) * | 2018-12-13 | 2020-06-17 | IMEC vzw | Silicided fin junction for back-side connection |
US11257681B2 (en) | 2019-07-17 | 2022-02-22 | International Business Machines Corporation | Using a same mask for direct print and self-aligned double patterning of nanosheets |
CN112786452B (en) * | 2019-11-08 | 2023-12-12 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
US10957701B1 (en) * | 2019-11-11 | 2021-03-23 | Globalfoundries U.S. Inc. | Fin-based anti-fuse device for integrated circuit (IC) products, methods of making such an anti-fuse device and IC products comprising such an anti-fuse device |
CN113130751B (en) * | 2021-03-02 | 2022-07-22 | 长鑫存储技术有限公司 | Manufacturing method of semiconductor structure and semiconductor structure |
US20220285162A1 (en) * | 2021-03-02 | 2022-09-08 | Changxin Memory Technologies, Inc | Method of manufacturing semiconductor structure and semiconductor structure |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6387781B1 (en) * | 1990-05-18 | 2002-05-14 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | Method of forming three-dimensional semiconductors structures |
US8569116B2 (en) | 2011-06-28 | 2013-10-29 | GlobalFoundries, Inc. | Integrated circuit with a fin-based fuse, and related fabrication method |
US8962467B2 (en) | 2012-02-17 | 2015-02-24 | International Business Machines Corporation | Metal fuse structure for improved programming capability |
US8841208B2 (en) | 2012-07-18 | 2014-09-23 | International Business Machines Corporation | Method of forming vertical electronic fuse interconnect structures including a conductive cap |
US9263385B1 (en) | 2015-01-05 | 2016-02-16 | Globalfoundries Inc. | Semiconductor fuses and fabrication methods thereof |
US9728542B1 (en) * | 2016-05-25 | 2017-08-08 | International Business Machines Corporation | High density programmable e-fuse co-integrated with vertical FETs |
US10043746B1 (en) * | 2017-02-06 | 2018-08-07 | International Business Machines Corporation | Fabrication of vertical fuses from vertical fins |
-
2017
- 2017-02-06 US US15/425,589 patent/US10043746B1/en not_active Expired - Fee Related
-
2018
- 2018-05-30 US US15/993,042 patent/US10319677B2/en not_active Expired - Fee Related
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20210257360A1 (en) * | 2020-02-19 | 2021-08-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Bent Fin Devices |
US11791336B2 (en) * | 2020-02-19 | 2023-10-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Bent fin devices |
US20220045002A1 (en) * | 2020-07-07 | 2022-02-10 | Nanya Technology Corporation | Method for preparing vertical electrical fuse device |
US11817386B2 (en) * | 2020-07-07 | 2023-11-14 | Nanya Technology Corporation | Method for preparing vertical electrical fuse device |
Also Published As
Publication number | Publication date |
---|---|
US10319677B2 (en) | 2019-06-11 |
US10043746B1 (en) | 2018-08-07 |
US20180277481A1 (en) | 2018-09-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10319677B2 (en) | Fabrication of vertical fuses from vertical fins | |
US11081400B2 (en) | Fabrication of a pair of vertical fin field effect transistors having a merged top source/drain | |
US11444083B2 (en) | Fabrication of fin field effect transistors utilizing different fin channel materials while maintaining consistent fin widths | |
US11081482B2 (en) | Fabrication of vertical fin field effect transistors having top air spacers and a self aligned top junction | |
US10886376B2 (en) | Formation of wrap-around-contact to reduce contact resistivity | |
US8586455B1 (en) | Preventing shorting of adjacent devices | |
US10916638B2 (en) | Vertical fin field effect transistor devices with reduced top source/drain variability and lower resistance | |
US10879311B2 (en) | Vertical transport Fin field effect transistors combined with resistive memory structures | |
US10109740B2 (en) | Programmable bulk FinFET antifuses | |
US20190311949A1 (en) | Field effect device with reduced capacitance and resistance in source/drain contacts at reduced gate pitch | |
US11049858B2 (en) | Vertical fin field effect transistor devices with a replacement metal gate | |
US20200058799A1 (en) | Vertical thin film transistor | |
US11830946B2 (en) | Bottom source/drain for fin field effect transistors |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: ELPIS TECHNOLOGIES INC., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:052644/0868 Effective date: 20200306 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20220807 |