US20180212634A1 - Termination for single-ended receiver - Google Patents
Termination for single-ended receiver Download PDFInfo
- Publication number
- US20180212634A1 US20180212634A1 US15/413,508 US201715413508A US2018212634A1 US 20180212634 A1 US20180212634 A1 US 20180212634A1 US 201715413508 A US201715413508 A US 201715413508A US 2018212634 A1 US2018212634 A1 US 2018212634A1
- Authority
- US
- United States
- Prior art keywords
- capacitor
- stage
- termination circuit
- capacitance
- resistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/16—Circuits
Definitions
- the present disclosure relates to a low power transceiver device.
- examples described herein relate to a single-ended transceiver device for achieving high bandwidth and/or high density at low power. Examples described herein may be useful for ultra-short reach (USR) applications, and may also apply to ultra-short serializer/deserializers.
- USB ultra-short reach
- FIGS. 1A and 1B In terminating an output of electronic circuits, there are a few common approaches. Examples approaches are demonstrated in FIGS. 1A and 1B where the circuit is DC terminated by either pulling the output to ground, as shown in FIG. 1A , or pulling the output to a supply voltage V DD , as shown in FIG. 1B .
- the pull-up or pull-down resistor is labeled as R RX .
- the DC termination typically provides good performance and return loss across all frequencies. Nevertheless, DC termination is generally avoided in circuits requiring low power due to the higher power consumption at the transmitting (TX) driver.
- DC termination also typically requires a reference voltage V ref for defining the receiver (RX) slicing point (not shown) which also may change with swing of the output.
- FIGS. 1C and 1D Another approach to terminating the output of electronic circuits is AC coupled termination as demonstrated in FIGS. 1C and 1D .
- the approach presented in FIG. 1C provides AC termination that resolves some of the power consumption problems of DC termination by requiring only half the power.
- AC termination also requires no generation of a reference voltage.
- AC termination typically suffers from DC wander.
- tracking CIDs particularly at low data rates, typically requires a large capacitor (which may be too large for practical implementation). Further, AC termination may have poor low frequency termination.
- the DC wander exhibited by FIG. 1C may be corrected by adding a voltage regulator 102 , as shown in FIG. 1D .
- a voltage regulator 102 may also require area on the semiconductor device.
- the voltage regulator 102 may also become unstable in certain instances.
- a low power usage target may be less than about 2 pJ/bit, for example about 1.5 pJ/bit.
- the present disclosure describes a termination circuit for a receiver receiving a single-ended signal, the termination circuit comprising:
- the first stage comprises a first resistor in series with a first capacitor, the first resistor and the first capacitor being coupled between the input port and ground.
- the first resistor has a resistance of approximately 50 ⁇ +/ ⁇ 20%.
- the first capacitor has a capacitance in the range of approximately 50 pF to approximately 500 pF.
- the capacitance of the first capacitor is approximately 100 pF.
- the second stage comprises a second capacitor coupled to the input port and an output of the termination circuit, and a second resistor in series with a third capacitor, the second resistor and the third capacitor being coupled between the output of the termination circuit and ground.
- the second capacitor and the third capacitor have approximately equal capacitance.
- the termination circuit consumes power less than approximately 2 pJ/bit.
- the present disclosure describes a receiver for receiving a single-ended signal, the receiver comprising:
- the first stage of the termination circuit comprises a first resistor in series with a first capacitor, the first resistor and the first capacitor being coupled between the input port and ground.
- the second stage of the termination circuit comprises a second capacitor coupled between the input port and one of the one or more further stages, and a second resistor in series with a third capacitor, the second resistor and the third capacitor being coupled between the one of the one or more further stages and ground.
- the termination circuit consumes power less than approximately 2 pJ/bit.
- the present disclosure describes a low-power communication device comprising a receiver, wherein the receiver comprises:
- a termination circuit comprising:
- the first stage of the termination circuit comprises a first resistor in series with a first capacitor, the first resistor and the first capacitor being coupled between the input port and ground.
- the second stage of the termination circuit comprises a second capacitor coupled between the input port and one of the one or more further stages, and a second resistor in series with a third capacitor, the second resistor and the third capacitor being coupled between the one of the one or more further stages and ground.
- the termination circuit consumes power less than approximately 2 pJ/bit.
- FIG. 1A is a schematic diagram demonstrating a prior art DC termination with a pull-down resistor R RX ;
- FIG. 1B is a schematic diagram demonstrating a prior art DC termination with a pull-up resistor R RX ;
- FIG. 1C is a schematic diagram demonstrating a prior art low-pass filter termination
- FIG. 1D is a schematic diagram demonstrating a prior art low-pass filter termination with voltage regulation
- FIG. 2 is a schematic diagram of an example termination circuit with AC coupling termination
- FIG. 3 is a schematic diagram of example system including the termination circuit of FIG. 2 ;
- FIG. 4 is a simulated Bode diagram of the example system of FIG. 3 .
- Examples described herein may be applicable to a single-ended USR TXRX that may enable high bandwidth at a low power. Examples described herein may also enable high density implementation on a chip. In some examples, a very low power usage may be achieved, which may be less than 2 pJ/bit, for example approximately 1.5 pJ/bit.
- a transmitter may be designed to transmit signals as a single-ended mode signal rather than using differential signaling.
- AC coupled RX termination may be preferable for low power consumption.
- Conventional AC coupled termination may be suitable for differential signals, because the common-mode of the differential signal is constant, however such approaches may not be suitable for single-ended signaling.
- the RX termination common-mode in single-ended signaling is data-dependent, which may lead to DC wander and eye closure.
- FIG. 2 is a schematic diagram of an example AC coupled RX termination circuit 200 that may address one or more of the challenges discussed above.
- the example termination circuit 200 may be implemented at a RX (which may be part of a TXRX), for example.
- the example circuit 200 provides a two-stage RX termination circuit that may have an all-pass (or near all-pass) transfer function.
- An input signal is received at an input port 204 of the RX, at a first stage 202 of the termination circuit 200 .
- the first stage 202 may include a first resistor R 1 (which may be referred to as the RX termination resistor) in series with a first capacitor C 1 , connecting the input port 204 to ground.
- R 1 which may be referred to as the RX termination resistor
- the first resistor R 1 may have a resistance value that is selected to avoid or reduce far-end mismatch, for example having a resistance of 40-60 ⁇ , or about 50 ⁇ .
- the capacitance of the first capacitor may be selected to provide good return loss, and may be relatively large.
- the capacitance of the first capacitor may be selected dependent on the value of the first resistor R 1 , and may be in the range of about 50 pF to about 500 pF, for example about 100 pF.
- This first stage 202 may have a low-pass transfer function which may result in inter-symbol interference (e.g., causing eye closure) and/or additive noise for single-ended input data.
- the second stage 206 may include a second capacitor C 2 coupled to the input port 204 and an output port 208 of the termination circuit 200 .
- the capacitance of the second capacitor may be selected dependent on the value of the resistance and capacitance values of the first stage 204 , and may be in the range of about 500 fF to about 2 pF, for example about 1 pF.
- the output port 208 of the termination circuit 200 may be coupled to other stages of a RX for signal processing, for example a continuous time linear equalizer (CTLE), a gain stage, a boost stage, or a comparator.
- CTLE continuous time linear equalizer
- the output port 208 is further coupled to a second resistor R 2 in series with a third capacitor C 3 connected to ground.
- the third capacitor C 3 may have the same capacitance value as second capacitor C 2 .
- the second stage 206 may provide a high-pass transfer function having a pole/zero pair that cancels out the pole/zero pair of the first stage 204 , resulting in a generally flat transfer function overall for the circuit 200 , which reduces or eliminates DC wander for input data with long CIDs.
- the termination circuit 200 may be designed as two stages in which the pole/zero pair of the second stage 206 cancels out the pole/zero pair of the first stage 204 , to result in a generally flat transfer function for the termination circuit 200 .
- the ratio of the first and second resistors R 1 and R 2 may be matched with the ratio of the first and second capacitors C 1 and C 2 ratios.
- these meeting these conditions may ensure a flat response, a completely flat response may not be practical or necessary in practice.
- the resistance and capacitance values of individual components may randomly vary (e.g., due to variations in manufacturing) by up to 20% from the nominal value.
- the impact of such mismatch may be acceptable since simulations have shown that the impact of such mismatch typically occurs at lower frequencies.
- the size of the capacitors C 1 , C 2 , C 3 may be scaled to fit the desired low frequency return loss specification.
- the capacitance values of the capacitors C 1 , C 2 , C 3 may also be selected depending on the application and the area available.
- the example circuit 200 may occupy a relatively compact space when implemented on an integrated circuit, because there are relatively few components in the first and second stages 202 , 206 .
- FIG. 3 is a schematic diagram of a transmitter and receiver system 200 including the example AC coupled termination circuit 200 of FIG. 2 .
- the example system 300 includes a TX driver 302 coupled to the termination circuit 200 of a RX via a transmission channel 304 .
- Output from the TX driver 302 may travel through a third resistor R 3 , which may be a TX termination resistor, for example having a resistance of 40-60 ⁇ or about 50 ⁇ .
- the transfer function for this example system 300 may be given by:
- V RX V TX ( 1 + sR 1 ⁇ C 1 ) ⁇ ( 1 + sR 2 ⁇ C 2 ( 1 + sR 2 ⁇ C 2 ) ⁇ ( 2 + sR 2 ⁇ C 2 ) )
- simulation results are now discussed. It should be understood that these simulation results are for the purpose of illustration only, and are not intended to be limiting or promissory.
- FIG. 4 presents results of this simulation as a Bode diagram, with reference to voltages V RX , V MID and V TX as indicated in FIG. 3 . As may be observed in FIG.
- the response of the first stage 202 (and including the transmission channel 304 ), given by V MID /V TX , demonstrates a low-pass response.
- the response of the second stage 206 given by V RX /V MID , demonstrates a high-pass response that cancels out the first stage 202 .
- the overall transfer function of the system 300 given by V RX /V TX , thus provides a flat response at ⁇ 6 dB.
- Examples disclosed herein provide AC coupled RX termination for singled-ended signals.
- the disclosed examples may address disadvantages of prior art approaches, such as increased power consumption and/or DC wander for single-ended mode signals, particularly for input data with long CIDs.
- the example two-stage AC coupled termination described herein may address such disadvantages, over a range of data rates (e.g., 1 Gbps to 30 Gbps, or more), without requiring significantly higher power consumption or added complexity.
- the size of the termination circuit may be scaled down, as desired, for example to meet the requirements of USR devices or other low-power receivers or transceivers.
- the embodiments described herein may be applicable to a wide range of network systems, storage system, computing systems, and/or mobile systems. These techniques may also apply to any applications that may require high-speed and/or power-efficient interconnects.
Abstract
Described herein is a termination circuit for a receiver receiving a single-ended signal. The termination circuit includes the first stage having a low-pass transfer function having a first pole/zero pair, and a second stage coupled to the first stage, where the second stage has a high-pass transfer function having a second pole/zero pair that cancels out the first pole/zero pair.
Description
- The present disclosure relates to a low power transceiver device. In particular, examples described herein relate to a single-ended transceiver device for achieving high bandwidth and/or high density at low power. Examples described herein may be useful for ultra-short reach (USR) applications, and may also apply to ultra-short serializer/deserializers.
- In terminating an output of electronic circuits, there are a few common approaches. Examples approaches are demonstrated in
FIGS. 1A and 1B where the circuit is DC terminated by either pulling the output to ground, as shown inFIG. 1A , or pulling the output to a supply voltage VDD, as shown inFIG. 1B . In these examples, the pull-up or pull-down resistor is labeled as RRX. The DC termination typically provides good performance and return loss across all frequencies. Nevertheless, DC termination is generally avoided in circuits requiring low power due to the higher power consumption at the transmitting (TX) driver. DC termination also typically requires a reference voltage Vref for defining the receiver (RX) slicing point (not shown) which also may change with swing of the output. This problem may be resolved with a simple resistor-capacitor (RC) circuit. However, at low data rates, such solution may exhibit problems with consecutive identical digits (CIDs). DC termination also typically exhibits an asymmetry in the eye (e.g. rise and fall times are different), which may cause the transmitter to also exhibit asymmetric properties. - Another approach to terminating the output of electronic circuits is AC coupled termination as demonstrated in
FIGS. 1C and 1D . The approach presented inFIG. 1C provides AC termination that resolves some of the power consumption problems of DC termination by requiring only half the power. AC termination also requires no generation of a reference voltage. However, AC termination typically suffers from DC wander. As well, tracking CIDs, particularly at low data rates, typically requires a large capacitor (which may be too large for practical implementation). Further, AC termination may have poor low frequency termination. - The DC wander exhibited by
FIG. 1C may be corrected by adding avoltage regulator 102, as shown inFIG. 1D . However, this is at the cost of higher power consumption for both the TX driver and RX regulator for singled-ended receiving. Thevoltage regulator 102 also requires area on the semiconductor device. Thevoltage regulator 102 may also become unstable in certain instances. - The present disclosure describes circuits that may be useful for single-ended transceivers, including ultra-short reach (USR) transceivers (TXRX) where the goal is to achieve high bandwidth and high density at low power consumption. For example, a low power usage target may be less than about 2 pJ/bit, for example about 1.5 pJ/bit.
- In some first examples, the present disclosure describes a termination circuit for a receiver receiving a single-ended signal, the termination circuit comprising:
-
- a first stage for receiving input from an input port of the receiver, the first stage having a low-pass transfer function having a first pole/zero pair; and
- a second stage for outputting to one or more further stages of the receiver, the second stage being coupled to the first stage, the second stage having a high-pass transfer function, the high-pass transfer function having a second pole/zero pair that cancels out the first pole/zero pair.
- In one aspect of those examples, the first stage comprises a first resistor in series with a first capacitor, the first resistor and the first capacitor being coupled between the input port and ground.
- In one aspect of those examples, the first resistor has a resistance of approximately 50 Ω+/−20%.
- In one aspect of those examples, the first capacitor has a capacitance in the range of approximately 50 pF to approximately 500 pF.
- In one aspect of those examples, the capacitance of the first capacitor is approximately 100 pF.
- In one aspect of those examples, the second stage comprises a second capacitor coupled to the input port and an output of the termination circuit, and a second resistor in series with a third capacitor, the second resistor and the third capacitor being coupled between the output of the termination circuit and ground.
- In one aspect of those examples, the second capacitor and the third capacitor have approximately equal capacitance.
- In one aspect of those examples, wherein the first resistance, second resistance, first capacitance, and second capacitance are selected to satisfy the condition 2R1C1=R2C2, where R1 is resistance of the first resistor, C1 is capacitance of the first capacitor, R2 is resistance of the second resistor, C2 is capacitance of the second capacitor, and the third capacitor has capacitance approximately equal to capacitance of the second capacitor.
- In one aspect of those examples, wherein R1=50Ω, C1=100 pF, C2=1 pF, and R2=10 kΩ.
- In one aspect of those examples, wherein the termination circuit consumes power less than approximately 2 pJ/bit.
- In some second examples, the present disclosure describes a receiver for receiving a single-ended signal, the receiver comprising:
-
- an input port for receiving the single-ended signal;
- a termination circuit comprising:
- a first stage coupled to the input port of the receiver, the first stage having a low-pass transfer function having a first pole/zero pair; and
- a second stage coupled to the first stage, the second stage having a high-pass transfer function, the high-pass transfer function having a second pole/zero pair that cancels out the first pole/zero pair; and
- one or more further stages coupled to output of the termination circuit, for processing the single-ended signal.
- In one aspect of those examples, the first stage of the termination circuit comprises a first resistor in series with a first capacitor, the first resistor and the first capacitor being coupled between the input port and ground.
- In one aspect of those examples, wherein the second stage of the termination circuit comprises a second capacitor coupled between the input port and one of the one or more further stages, and a second resistor in series with a third capacitor, the second resistor and the third capacitor being coupled between the one of the one or more further stages and ground.
- In one aspect of those examples, wherein the first resistance, second resistance, first capacitance, and second capacitance are selected to satisfy the condition 2R1C1=R2C2, where R1 is resistance of the first resistor, C1 is capacitance of the first capacitor, R2 is resistance of the second resistor, C2 is capacitance of the second capacitor, and the third capacitor has capacitance approximately equal to capacitance of the second capacitor.
- In one aspect of those examples, the termination circuit consumes power less than approximately 2 pJ/bit.
- In some third examples, the present disclosure describes a low-power communication device comprising a receiver, wherein the receiver comprises:
-
- an input port of the receiver for receiving a single-ended signal;
- a termination circuit comprising:
-
- a first stage coupled to the input port of the receiver, the first stage having a low-pass transfer function having a first pole/zero pair; and
- a second stage coupled to the first stage, the second stage having a high-pass transfer function, the high-pass transfer function having a second pole/zero pair that cancels out the first pole/zero pair; and
- one or more further stages of the receiver coupled to output of the termination circuit, for processing the single-ended signal.
- In one aspect of those examples, the first stage of the termination circuit comprises a first resistor in series with a first capacitor, the first resistor and the first capacitor being coupled between the input port and ground.
- In one aspect of those examples, the second stage of the termination circuit comprises a second capacitor coupled between the input port and one of the one or more further stages, and a second resistor in series with a third capacitor, the second resistor and the third capacitor being coupled between the one of the one or more further stages and ground.
- In one aspect of those examples, the first resistance, second resistance, first capacitance, and second capacitance are selected to satisfy the condition 2R1C1=R2C2, where R1 is resistance of the first resistor, C1 is capacitance of the first capacitor, R2 is resistance of the second resistor, C2 is capacitance of the second capacitor, and the third capacitor has capacitance approximately equal to capacitance of the second capacitor.
- In one aspect of those examples, the termination circuit consumes power less than approximately 2 pJ/bit.
- Additional aspects may become apparent to one of skill in the art and the common general knowledge in light of the disclosure presented herein.
- Reference will now be made, by way of example, to the accompanying drawings which show example embodiments of the present application, and in which:
-
FIG. 1A is a schematic diagram demonstrating a prior art DC termination with a pull-down resistor RRX; -
FIG. 1B is a schematic diagram demonstrating a prior art DC termination with a pull-up resistor RRX; -
FIG. 1C is a schematic diagram demonstrating a prior art low-pass filter termination; -
FIG. 1D is a schematic diagram demonstrating a prior art low-pass filter termination with voltage regulation; -
FIG. 2 is a schematic diagram of an example termination circuit with AC coupling termination; -
FIG. 3 is a schematic diagram of example system including the termination circuit ofFIG. 2 ; and -
FIG. 4 is a simulated Bode diagram of the example system ofFIG. 3 . - Similar reference numerals may have been used in different figures to denote similar components.
- Examples described herein may be applicable to a single-ended USR TXRX that may enable high bandwidth at a low power. Examples described herein may also enable high density implementation on a chip. In some examples, a very low power usage may be achieved, which may be less than 2 pJ/bit, for example approximately 1.5 pJ/bit.
- In order to achieve low power consumption, a transmitter may be designed to transmit signals as a single-ended mode signal rather than using differential signaling. Further, AC coupled RX termination may be preferable for low power consumption. Conventional AC coupled termination may be suitable for differential signals, because the common-mode of the differential signal is constant, however such approaches may not be suitable for single-ended signaling. In contrast to differential signaling, the RX termination common-mode in single-ended signaling is data-dependent, which may lead to DC wander and eye closure.
-
FIG. 2 is a schematic diagram of an example AC coupledRX termination circuit 200 that may address one or more of the challenges discussed above. Theexample termination circuit 200 may be implemented at a RX (which may be part of a TXRX), for example. Theexample circuit 200 provides a two-stage RX termination circuit that may have an all-pass (or near all-pass) transfer function. An input signal is received at aninput port 204 of the RX, at afirst stage 202 of thetermination circuit 200. Thefirst stage 202 may include a first resistor R1 (which may be referred to as the RX termination resistor) in series with a first capacitor C1, connecting theinput port 204 to ground. The first resistor R1 may have a resistance value that is selected to avoid or reduce far-end mismatch, for example having a resistance of 40-60Ω, or about 50Ω. The capacitance of the first capacitor may be selected to provide good return loss, and may be relatively large. The capacitance of the first capacitor may be selected dependent on the value of the first resistor R1, and may be in the range of about 50 pF to about 500 pF, for example about 100 pF. Thisfirst stage 202 may have a low-pass transfer function which may result in inter-symbol interference (e.g., causing eye closure) and/or additive noise for single-ended input data. - The
second stage 206 may include a second capacitor C2 coupled to theinput port 204 and anoutput port 208 of thetermination circuit 200. The capacitance of the second capacitor may be selected dependent on the value of the resistance and capacitance values of thefirst stage 204, and may be in the range of about 500 fF to about 2 pF, for example about 1 pF. Theoutput port 208 of thetermination circuit 200 may be coupled to other stages of a RX for signal processing, for example a continuous time linear equalizer (CTLE), a gain stage, a boost stage, or a comparator. Within thetermination circuit 200, theoutput port 208 is further coupled to a second resistor R2 in series with a third capacitor C3 connected to ground. The third capacitor C3 may have the same capacitance value as second capacitor C2. Thesecond stage 206 may provide a high-pass transfer function having a pole/zero pair that cancels out the pole/zero pair of thefirst stage 204, resulting in a generally flat transfer function overall for thecircuit 200, which reduces or eliminates DC wander for input data with long CIDs. - In general, the
termination circuit 200 may be designed as two stages in which the pole/zero pair of thesecond stage 206 cancels out the pole/zero pair of thefirst stage 204, to result in a generally flat transfer function for thetermination circuit 200. - In particular, the following conditions have been found to enable the
termination circuit 200 to maintain a flat response: -
C2=C3; and -
2R1C1=R2C2 - In order to meet these conditions, the ratio of the first and second resistors R1 and R2 may be matched with the ratio of the first and second capacitors C1 and C2 ratios. Although these meeting these conditions may ensure a flat response, a completely flat response may not be practical or necessary in practice. For example, the resistance and capacitance values of individual components may randomly vary (e.g., due to variations in manufacturing) by up to 20% from the nominal value. In the case where these ratios are not matched, the impact of such mismatch may be acceptable since simulations have shown that the impact of such mismatch typically occurs at lower frequencies. The size of the capacitors C1, C2, C3 may be scaled to fit the desired low frequency return loss specification. The capacitance values of the capacitors C1, C2, C3 may also be selected depending on the application and the area available. In an example implementation, suitable capacitance values may be C1=100 pF and C2=C3=1 pF, and a variation of up to five times these capacitance values may be acceptable.
- The
example circuit 200 may occupy a relatively compact space when implemented on an integrated circuit, because there are relatively few components in the first andsecond stages -
FIG. 3 is a schematic diagram of a transmitter andreceiver system 200 including the example AC coupledtermination circuit 200 ofFIG. 2 . Theexample system 300 includes aTX driver 302 coupled to thetermination circuit 200 of a RX via atransmission channel 304. Output from theTX driver 302 may travel through a third resistor R3, which may be a TX termination resistor, for example having a resistance of 40-60Ω or about 50Ω. - The transfer function for this
example system 300 may be given by: -
- As in the
example circuit 200, the following conditions have been found to enable thesystem 300 to maintain a flat response: -
C2=C3; and -
2R1C1=R2C2 - To assist in understanding the present disclosure, simulation results are now discussed. It should be understood that these simulation results are for the purpose of illustration only, and are not intended to be limiting or promissory.
- A simulation was performed for the
example system 300, using the parameters: R3=50Ω, R1=50Ω, C1=100 pF, C3=C2=1 pF, and R2=10 kΩ. These parameter values may represent reasonable and practical resistance and capacitance values for implementation. Variations of these parameters may be suitable in practice (e.g., depending on application requirements), for example resistance values may vary by +/−20% and capacitance values may vary by up to 200%.FIG. 4 presents results of this simulation as a Bode diagram, with reference to voltages VRX, VMID and VTX as indicated inFIG. 3 . As may be observed inFIG. 4 , the response of the first stage 202 (and including the transmission channel 304), given by VMID/VTX, demonstrates a low-pass response. The response of thesecond stage 206, given by VRX/VMID, demonstrates a high-pass response that cancels out thefirst stage 202. The overall transfer function of thesystem 300, given by VRX/VTX, thus provides a flat response at −6 dB. - Examples disclosed herein provide AC coupled RX termination for singled-ended signals. The disclosed examples may address disadvantages of prior art approaches, such as increased power consumption and/or DC wander for single-ended mode signals, particularly for input data with long CIDs. The example two-stage AC coupled termination described herein may address such disadvantages, over a range of data rates (e.g., 1 Gbps to 30 Gbps, or more), without requiring significantly higher power consumption or added complexity. Further, the size of the termination circuit may be scaled down, as desired, for example to meet the requirements of USR devices or other low-power receivers or transceivers.
- The embodiments described herein may be applicable to a wide range of network systems, storage system, computing systems, and/or mobile systems. These techniques may also apply to any applications that may require high-speed and/or power-efficient interconnects.
- The present disclosure may be embodied in other specific forms without departing from the subject matter of the claims. The described example embodiments are to be considered in all respects as being only illustrative and not restrictive. Selected features from one or more of the above-described embodiments may be combined to create alternative embodiments not explicitly described, features suitable for such combinations being understood within the scope of this disclosure.
- All values and sub-ranges within disclosed ranges are also disclosed. Also, although the systems, devices and processes disclosed and shown herein may comprise a specific number of elements/components, the systems, devices and assemblies could be modified to include additional or fewer of such elements/components. For example, although any of the elements/components disclosed may be referenced as being singular, the embodiments disclosed herein could be modified to include a plurality of such elements/components. The subject matter described herein intends to cover and embrace all suitable changes in technology.
Claims (20)
1. A termination circuit for a receiver receiving a single-ended signal, the termination circuit comprising:
a first stage for receiving input from an input port of the receiver, the first stage having a low-pass transfer function having a first pole/zero pair; and
a second stage for outputting to one or more further stages of the receiver, the second stage being coupled to the first stage, the second stage having a high-pass transfer function, the high-pass transfer function having a second pole/zero pair that cancels out the first pole/zero pair;
wherein the termination circuit provides AC-coupled termination for the single-ended signal.
2. The termination circuit according to claim 1 , wherein the first stage comprises a first resistor in series with a first capacitor, the first resistor and the first capacitor being coupled at one end directly to the input port and at another end directly to ground.
3. The termination circuit according to claim 2 , wherein the first resistor has a resistance of approximately 50Ω+/−20%.
4. The termination circuit according to claim 3 , wherein the first capacitor has a capacitance in the range of approximately 50 pF to approximately 500 pF.
5. The termination circuit according to claim 4 , wherein the capacitance of the first capacitor is approximately 100 pF.
6. The termination circuit according to claim 2 , wherein the second stage comprises a second capacitor with one end directly coupled to the input port and another end directly coupled to an output of the termination circuit, and a second resistor in series with a third capacitor, the second resistor and the third capacitor being coupled at one end directly to the output of the termination circuit and at another end directly to ground.
7. The termination circuit according to claim 6 , wherein the second capacitor and the third capacitor have approximately equal capacitance.
8. The termination circuit according to claim 7 , wherein the first resistance, second resistance, first capacitance, and second capacitance are selected to satisfy the condition 2R1C1=R2C2, where R1 is resistance of the first resistor, C1 is capacitance of the first capacitor, R2 is resistance of the second resistor, C2 is capacitance of the second capacitor, and the third capacitor has capacitance approximately equal to capacitance of the second capacitor.
9. The termination circuit according to claim 8 , wherein R1=50Ω, C1=100 pF, C2=1 pF, and R2=10 kΩ.
10. The termination circuit according to claim 1 , wherein the termination circuit consumes power less than approximately 2 pJ/bit.
11. A receiver for receiving a single-ended signal, the receiver comprising:
an input port for receiving the single-ended signal;
a termination circuit comprising:
a first stage coupled to the input port of the receiver, the first stage having a low-pass transfer function having a first pole/zero pair; and
a second stage coupled to the first stage, the second stage having a high-pass transfer function, the high-pass transfer function having a second pole/zero pair that cancels out the first pole/zero pair;
wherein the termination circuit provides AC-coupled termination for the single-ended signal; and
one or more further stages coupled to output of the termination circuit, for processing the single-ended signal.
12. The receiver according to claim 11 , wherein the first stage of the termination circuit comprises a first resistor in series with a first capacitor, the first resistor and the first capacitor being coupled at one end directly to the input port and at another end directly to ground.
13. The receiver according to claim 12 , wherein the second stage of the termination circuit comprises a second capacitor coupled between the input port and one of the one or more further stages, and a second resistor in series with a third capacitor, the second resistor and the third capacitor being coupled at one end directly to the one of the one or more further stages and at another end directly to ground.
14. The receiver according to claim 13 , wherein the first resistance, second resistance, first capacitance, and second capacitance are selected to satisfy the condition 2R1C1=R2C2, where R1 is resistance of the first resistor, C1 is capacitance of the first capacitor, R2 is resistance of the second resistor, C2 is capacitance of the second capacitor, and the third capacitor has capacitance approximately equal to capacitance of the second capacitor.
15. The receiver according to claim 11 , wherein the termination circuit consumes power less than approximately 2 pJ/bit.
16. A low-power communication device comprising a receiver, wherein the receiver comprises:
an input port of the receiver for receiving a single-ended signal;
a termination circuit comprising:
a first stage coupled to the input port of the receiver, the first stage having a low-pass transfer function having a first pole/zero pair; and
a second stage coupled to the first stage, the second stage having a high-pass transfer function, the high-pass transfer function having a second pole/zero pair that cancels out the first pole/zero pair;
wherein the termination circuit provides AC-coupled termination for the single-ended signal; and
one or more further stages of the receiver coupled to output of the termination circuit, for processing the single-ended signal.
17. The device according to claim 16 , wherein the first stage of the termination circuit comprises a first resistor in series with a first capacitor, the first resistor and the first capacitor being coupled at one end directly to the input port and at another end directly to ground.
18. The device according to claim 17 , wherein the second stage of the termination circuit comprises a second capacitor coupled between the input port and one of the one or more further stages, and a second resistor in series with a third capacitor, the second resistor and the third capacitor being coupled at one end directly to the one of the one or more further stages and at another end directly to ground.
19. The device according to claim 18 , wherein the first resistance, second resistance, first capacitance, and second capacitance are selected to satisfy the condition 2R1C1=R2C2, where R1 is resistance of the first resistor, C1 is capacitance of the first capacitor, R2 is resistance of the second resistor, C2 is capacitance of the second capacitor, and the third capacitor has capacitance approximately equal to capacitance of the second capacitor.
20. The device according to claim 16 , wherein the termination circuit consumes power less than approximately 2 pJ/bit.
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/413,508 US10033419B1 (en) | 2017-01-24 | 2017-01-24 | Termination for single-ended receiver |
PCT/CN2018/071791 WO2018137487A1 (en) | 2017-01-24 | 2018-01-08 | Termination for single-ended receiver |
CN201880008323.1A CN110214421B (en) | 2017-01-24 | 2018-01-08 | Single-ended receiver termination |
EP18744900.4A EP3563486B1 (en) | 2017-01-24 | 2018-01-08 | Termination for single-ended receiver |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/413,508 US10033419B1 (en) | 2017-01-24 | 2017-01-24 | Termination for single-ended receiver |
Publications (2)
Publication Number | Publication Date |
---|---|
US10033419B1 US10033419B1 (en) | 2018-07-24 |
US20180212634A1 true US20180212634A1 (en) | 2018-07-26 |
Family
ID=62874376
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/413,508 Active US10033419B1 (en) | 2017-01-24 | 2017-01-24 | Termination for single-ended receiver |
Country Status (4)
Country | Link |
---|---|
US (1) | US10033419B1 (en) |
EP (1) | EP3563486B1 (en) |
CN (1) | CN110214421B (en) |
WO (1) | WO2018137487A1 (en) |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060115280A1 (en) * | 2004-11-30 | 2006-06-01 | Chang Jae J | Optical link bandwidth improvement |
US20110084778A1 (en) * | 2009-10-13 | 2011-04-14 | Patrick Zabinski | Electrical circuit signal connection system |
US7511973B2 (en) * | 2006-09-18 | 2009-03-31 | Iwatt Inc. | Constant current mode ripple attenuation method in flyback power supply |
TW200830676A (en) * | 2007-01-03 | 2008-07-16 | Richtek Techohnology Corp | Digital compensator improving the voltage output function of switching power supply and method of designing the same |
US8531241B1 (en) * | 2011-01-26 | 2013-09-10 | Applied Micro Circuits Corporation | System and method for process, voltage, temperature (PVT) stable differential amplifier transfer function |
CN102231635B (en) * | 2011-06-23 | 2014-10-22 | 中国科学院上海高等研究院 | Direct frequency conversion receiver |
US9525571B2 (en) | 2013-03-05 | 2016-12-20 | Lattice Semiconductor Corporation | Calibration of single-ended high-speed interfaces |
DE102014108762B4 (en) * | 2014-06-23 | 2023-11-16 | Intel Corporation | A circuit, a time-to-digital converter, an integrated circuit, a transmitter, a receiver and a transceiver |
CN105591660A (en) | 2014-10-23 | 2016-05-18 | 展讯通信(上海)有限公司 | Radio frequency transceiver and mobile terminal |
US9270314B1 (en) | 2015-02-06 | 2016-02-23 | University Of Macau | RF-to-BB-current-reuse wideband receiver with a single-MOS pole-zero LPF |
-
2017
- 2017-01-24 US US15/413,508 patent/US10033419B1/en active Active
-
2018
- 2018-01-08 CN CN201880008323.1A patent/CN110214421B/en active Active
- 2018-01-08 EP EP18744900.4A patent/EP3563486B1/en active Active
- 2018-01-08 WO PCT/CN2018/071791 patent/WO2018137487A1/en unknown
Also Published As
Publication number | Publication date |
---|---|
EP3563486B1 (en) | 2021-03-10 |
CN110214421B (en) | 2020-11-06 |
WO2018137487A1 (en) | 2018-08-02 |
EP3563486A4 (en) | 2019-11-13 |
CN110214421A (en) | 2019-09-06 |
US10033419B1 (en) | 2018-07-24 |
EP3563486A1 (en) | 2019-11-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Sun et al. | A low-power, 20-Gb/s continuous-time adaptive passive equalizer | |
US8885691B1 (en) | Voltage regulator for a serializer/deserializer communication application | |
US8363705B2 (en) | Differential driver with common mode voltage tracking and method | |
US10382234B2 (en) | Continuous time pre-cursor and post-cursor compensation circuits | |
EP3188424B1 (en) | Transmitter output driver circuits for high data rate applications, and methods of their operation | |
US9515854B2 (en) | System and method for AC coupling | |
US11005688B2 (en) | Common-mode control for AC-coupled receivers | |
US10797802B2 (en) | Optical receiver | |
US9985684B2 (en) | Passive equalizer capable of use in high-speed data communication | |
US9473204B2 (en) | Full-duplex transceiver circuit and method thereof | |
US10044377B1 (en) | High swing transmitter driver with voltage boost | |
US7737802B2 (en) | Passive equalizer with negative impedance to increase a gain | |
US20210351963A1 (en) | Passive linear equalizer for serial wireline receivers | |
US10033419B1 (en) | Termination for single-ended receiver | |
US7391829B2 (en) | Apparatus, system and method for receiver equalization | |
JP4739178B2 (en) | Signal equalizer | |
Agarwal et al. | A 5-Gb/s adaptive CTLE with eye-monitoring for multi-drop bus applications | |
US20200412316A1 (en) | Low-voltage high-speed programmable equalization circuit | |
US9225563B1 (en) | Programmable passive peaking equalizer | |
WO2012017691A1 (en) | Ac coupled single-ended lvds receiving circuit comprising low-pass filter and voltage regulator | |
US10804956B2 (en) | Bidirectional data link | |
Kim et al. | Channel Equalization for High-speed applications using MATLAB | |
US20120188013A1 (en) | Receiving circuit, semiconductor device including the same, and information processing system | |
Norte | The impact of high-speed de-emphasis and multi-stage passive rc equalization on the radiated EMI and signal integrity performances of a 5Gbs microstrip channel |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HUAWEI TECHNOLOGIES CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHONG, EUHAN;SHAHRAMIAN, SHAYAN;DEHLAGHI, BEHZAD;AND OTHERS;SIGNING DATES FROM 20170815 TO 20170907;REEL/FRAME:044019/0196 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |