US20180204920A1 - Field effect transistor structure with recessed interlayer dielectric and method - Google Patents
Field effect transistor structure with recessed interlayer dielectric and method Download PDFInfo
- Publication number
- US20180204920A1 US20180204920A1 US15/410,159 US201715410159A US2018204920A1 US 20180204920 A1 US20180204920 A1 US 20180204920A1 US 201715410159 A US201715410159 A US 201715410159A US 2018204920 A1 US2018204920 A1 US 2018204920A1
- Authority
- US
- United States
- Prior art keywords
- layer
- interlayer dielectric
- dielectric layer
- sidewall spacer
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 79
- 239000011229 interlayer Substances 0.000 title claims abstract description 52
- 230000005669 field effect Effects 0.000 title abstract description 22
- 239000010410 layer Substances 0.000 claims abstract description 307
- 229910052751 metal Inorganic materials 0.000 claims abstract description 159
- 239000002184 metal Substances 0.000 claims abstract description 159
- 125000006850 spacer group Chemical group 0.000 claims abstract description 103
- 230000008569 process Effects 0.000 claims description 28
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 26
- 239000003989 dielectric material Substances 0.000 claims description 18
- 238000007517 polishing process Methods 0.000 claims description 14
- 235000012239 silicon dioxide Nutrition 0.000 claims description 12
- 239000000377 silicon dioxide Substances 0.000 claims description 12
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 11
- 239000000126 substance Substances 0.000 claims description 11
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 7
- ZILJFRYKLPPLTO-UHFFFAOYSA-N [C].[B].[Si] Chemical compound [C].[B].[Si] ZILJFRYKLPPLTO-UHFFFAOYSA-N 0.000 claims description 6
- 238000000151 deposition Methods 0.000 claims description 4
- 238000012545 processing Methods 0.000 abstract description 8
- 230000015572 biosynthetic process Effects 0.000 abstract description 7
- 239000004065 semiconductor Substances 0.000 description 61
- 239000000463 material Substances 0.000 description 24
- 239000000758 substrate Substances 0.000 description 17
- 238000010586 diagram Methods 0.000 description 14
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 13
- 239000012212 insulator Substances 0.000 description 11
- 238000005498 polishing Methods 0.000 description 10
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 9
- 239000005380 borophosphosilicate glass Substances 0.000 description 9
- 239000004020 conductor Substances 0.000 description 9
- 229910052710 silicon Inorganic materials 0.000 description 9
- 239000010703 silicon Substances 0.000 description 9
- 239000012790 adhesive layer Substances 0.000 description 8
- 230000004888 barrier function Effects 0.000 description 8
- 230000007547 defect Effects 0.000 description 7
- 229910052782 aluminium Inorganic materials 0.000 description 6
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 6
- 150000002739 metals Chemical class 0.000 description 6
- 239000002019 doping agent Substances 0.000 description 5
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 4
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 4
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 4
- HMDDXIMCDZRSNE-UHFFFAOYSA-N [C].[Si] Chemical compound [C].[Si] HMDDXIMCDZRSNE-UHFFFAOYSA-N 0.000 description 4
- 229910045601 alloy Inorganic materials 0.000 description 4
- 239000000956 alloy Substances 0.000 description 4
- -1 aluminum carbon oxide Chemical compound 0.000 description 4
- 239000007795 chemical reaction product Substances 0.000 description 4
- 229910017052 cobalt Inorganic materials 0.000 description 4
- 239000010941 cobalt Substances 0.000 description 4
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 4
- 229910052735 hafnium Inorganic materials 0.000 description 4
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 4
- 229910001092 metal group alloy Inorganic materials 0.000 description 4
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 4
- 229910052719 titanium Inorganic materials 0.000 description 4
- 239000010936 titanium Substances 0.000 description 4
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 4
- 229910052721 tungsten Inorganic materials 0.000 description 4
- 239000010937 tungsten Substances 0.000 description 4
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 2
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 2
- 229910026551 ZrC Inorganic materials 0.000 description 2
- OTCHGXYCWNXDOA-UHFFFAOYSA-N [C].[Zr] Chemical compound [C].[Zr] OTCHGXYCWNXDOA-UHFFFAOYSA-N 0.000 description 2
- CEPICIBPGDWCRU-UHFFFAOYSA-N [Si].[Hf] Chemical compound [Si].[Hf] CEPICIBPGDWCRU-UHFFFAOYSA-N 0.000 description 2
- UGACIEPFGXRWCH-UHFFFAOYSA-N [Si].[Ti] Chemical compound [Si].[Ti] UGACIEPFGXRWCH-UHFFFAOYSA-N 0.000 description 2
- ILCYGSITMBHYNK-UHFFFAOYSA-N [Si]=O.[Hf] Chemical compound [Si]=O.[Hf] ILCYGSITMBHYNK-UHFFFAOYSA-N 0.000 description 2
- 239000000853 adhesive Substances 0.000 description 2
- 230000001070 adhesive effect Effects 0.000 description 2
- RVSGESPTHDDNTH-UHFFFAOYSA-N alumane;tantalum Chemical compound [AlH3].[Ta] RVSGESPTHDDNTH-UHFFFAOYSA-N 0.000 description 2
- UQZIWOQVLUASCR-UHFFFAOYSA-N alumane;titanium Chemical compound [AlH3].[Ti] UQZIWOQVLUASCR-UHFFFAOYSA-N 0.000 description 2
- CAVCGVPGBKGDTG-UHFFFAOYSA-N alumanylidynemethyl(alumanylidynemethylalumanylidenemethylidene)alumane Chemical compound [Al]#C[Al]=C=[Al]C#[Al] CAVCGVPGBKGDTG-UHFFFAOYSA-N 0.000 description 2
- MIQVEZFSDIJTMW-UHFFFAOYSA-N aluminum hafnium(4+) oxygen(2-) Chemical compound [O-2].[Al+3].[Hf+4] MIQVEZFSDIJTMW-UHFFFAOYSA-N 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 230000009977 dual effect Effects 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- 229910000449 hafnium oxide Inorganic materials 0.000 description 2
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 2
- WHJFNYXPKGDKBB-UHFFFAOYSA-N hafnium;methane Chemical compound C.[Hf] WHJFNYXPKGDKBB-UHFFFAOYSA-N 0.000 description 2
- 238000011065 in-situ storage Methods 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- NFFIWVVINABMKP-UHFFFAOYSA-N methylidynetantalum Chemical compound [Ta]#C NFFIWVVINABMKP-UHFFFAOYSA-N 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 2
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 2
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 2
- 229910052763 palladium Inorganic materials 0.000 description 2
- 229910052697 platinum Inorganic materials 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 239000000047 product Substances 0.000 description 2
- 229910052707 ruthenium Inorganic materials 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- HWEYZGSCHQNNEH-UHFFFAOYSA-N silicon tantalum Chemical compound [Si].[Ta] HWEYZGSCHQNNEH-UHFFFAOYSA-N 0.000 description 2
- 239000007787 solid Substances 0.000 description 2
- 229910003468 tantalcarbide Inorganic materials 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- 229910001936 tantalum oxide Inorganic materials 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- MTPVUVINMAGMJL-UHFFFAOYSA-N trimethyl(1,1,2,2,2-pentafluoroethyl)silane Chemical compound C[Si](C)(C)C(F)(F)C(F)(F)F MTPVUVINMAGMJL-UHFFFAOYSA-N 0.000 description 2
- 229910052726 zirconium Inorganic materials 0.000 description 2
- 229910001928 zirconium oxide Inorganic materials 0.000 description 2
- 229910021529 ammonia Inorganic materials 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- QPJSUIGXIBEQAC-UHFFFAOYSA-N n-(2,4-dichloro-5-propan-2-yloxyphenyl)acetamide Chemical compound CC(C)OC1=CC(NC(C)=O)=C(Cl)C=C1Cl QPJSUIGXIBEQAC-UHFFFAOYSA-N 0.000 description 1
- 229910000069 nitrogen hydride Inorganic materials 0.000 description 1
- 239000002002 slurry Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41775—Source or drain electrodes for field effect devices characterised by the proximity or the relative position of the source or drain electrode and the gate electrode, e.g. the source or drain electrode separated from the gate electrode by side-walls or spreading around or above the gate electrode
- H01L29/41783—Raised source or drain electrodes self aligned with the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/32115—Planarisation
- H01L21/3212—Planarisation by chemical mechanical polishing [CMP]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6656—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
Definitions
- the present invention relates to field effect transistors (FETs) and, more particularly, to to a FET structure and a method of forming the FET structure to avoid gate-to-contact shorts.
- FETs field effect transistors
- an interlayer dielectric (ILD) layer is positioned laterally immediately adjacent to a sidewall spacer of a replacement metal gate and a dielectric cap layer is above the ILD layer, the sidewall spacer and the replacement metal gate.
- ILD interlayer dielectric
- the ILD layer is polished and then recessed such that the top surface of the ILD layer is lower than the top surfaces of the sidewall spacer and replacement metal gate.
- the dielectric cap layer is then deposited such that a portion of the dielectric cap layer is, not only above the ILD layer, but also positioned laterally immediately adjacent to a vertical surface of the sidewall spacer. Recessing the ILD layer removes any metal residue from the replacement metal gate remaining on the top surface of the ILD layer following polishing. Recessing the ILD layer also ensures that metal that may protrude into the interface between the ILD layer and the dielectric cap layer (e.g., through pin-hole defects in subsequently formed contacts to the FET source/drain regions) is blocked by the sidewall spacer from contacting the replacement metal gate because the top surface of the ILD layer is lower than the top surfaces of the sidewall spacer and replacement metal gate. Thus, shorts between the replacement metal gate and the subsequently formed contacts to the FET source/drain regions are effectively prevented.
- the FET can have source/drain regions and a channel region positioned laterally between the source/drain regions.
- the FET can further have a gate and, particularly, a replacement metal gate adjacent to the channel region.
- a sidewall spacer can be positioned laterally adjacent to a sidewall of the replacement metal gate and an interlayer dielectric (ILD) layer can be positioned laterally adjacent to the sidewall spacer.
- the top surface of the ILD layer can specifically be at a lower level than the top surfaces of the replacement metal gate and the sidewall spacer.
- a dielectric cap layer can cover the ILD layer, the sidewall spacer and the replacement metal gate.
- the dielectric cap layer will have a portion that is above the ILD layer and also positioned laterally immediately adjacent to an outer vertical surface of an upper corner of the sidewall spacer.
- a sacrificial gate can be removed, thereby creating a gate opening that extends vertically through an interlayer dielectric (ILD) layer and is physically separated from the interlayer dielectric layer by a sidewall spacer.
- ILD interlayer dielectric
- a replacement metal gate can be formed in the gate opening adjacent to a channel region and a polishing process can be performed so that top surfaces of the ILD layer, the sidewall spacer and the replacement metal gate are approximately level.
- the ILD layer can be recessed relative to the sidewall spacer and the replacement metal gate.
- a dielectric cap layer can be deposited (e.g., conformally) so as to cover exposed surfaces of the ILD layer, the sidewall spacer and the replacement metal gate. Since the top surface of the ILD layer is at a lower level than the top surfaces of the sidewall spacer and replacement metal gate, the dielectric cap layer will have a portion that is above the ILD layer and also positioned laterally immediately adjacent to an outer vertical surface of an upper corner of the sidewall spacer.
- One particular method embodiment can incorporate a silicon dioxide interlayer dielectric (ILD) layer, which is recessed after replacement metal gate formation using a chemical oxide removal (COR) process. More particularly, in an embodiment of the method, a sacrificial gate can be removed, thereby creating a gate opening that extends vertically through an interlayer dielectric layer (e.g., a silicon dioxide ILD layer) and is physically separated from the ILD layer by a sidewall spacer, which is made of a different dielectric material than the ILD layer.
- an interlayer dielectric layer e.g., a silicon dioxide ILD layer
- a replacement metal gate can be formed in the gate opening adjacent to a channel region and a polishing process can be performed so that top surfaces of the interlayer dielectric layer, the sidewall spacer and the replacement metal gate are approximately level.
- the ILD layer and, particularly, the silicon dioxide ILD layer can be recessed relative to the sidewall spacer and the replacement metal using a chemical oxide removal (COR) process.
- COR chemical oxide removal
- a dielectric cap layer can be deposited (e.g., conformally) so as to cover exposed surfaces of the ILD layer, the sidewall spacer and the replacement metal gate.
- the dielectric cap layer will have a portion that is above the ILD layer and also positioned laterally immediately adjacent to an outer vertical surface of an upper corner of the sidewall spacer.
- FIGS. 1A-1B are different cross-section diagrams of an embodiment of a field effect transistor (FET) disclosed herein;
- FET field effect transistor
- FIG. 2 is a flow diagram illustrating a method of forming the disclosed field effect transistor
- FIG. 3 is a cross-section diagram illustrating a partially completed field effect transistor formed according to the method of FIG. 2 ;
- FIG. 4 is a cross-section diagram illustrating a partially completed field effect transistor formed according to the method of FIG. 2 ;
- FIG. 5A is a top view diagram and FIGS. 5B-5C are different cross-section diagrams illustrating a partially completed field effect transistor formed according to the method of FIG. 2 ;
- FIGS. 6A-6B are different cross-section diagrams illustrating a partially completed field effect transistor formed according to the method of FIG. 2 ;
- FIGS. 7A-7B are different cross-section diagrams illustrating a partially completed field effect transistor formed according to the method of FIG. 2 ;
- FIGS. 8A-8B are different cross-section diagrams illustrating a partially completed field effect transistor formed according to the method of FIG. 2 ;
- FIGS. 9A-9B are different cross-section diagrams illustrating a partially completed field effect transistor formed according to the method of FIG. 2 ;
- FIGS. 10A-10B are different cross-section diagrams illustrating a partially completed field effect transistor formed according to the method of FIG. 2 ;
- FIGS. 11A-11B are different cross-section diagrams illustrating a partially completed field effect transistor formed according to the method of FIG. 2 .
- a chemical mechanical polishing (CMP) process is performed in order to remove gate metal(s) from above an adjacent gate sidewall spacer and an interlayer dielectric (ILD) layer.
- CMP chemical mechanical polishing
- a chemical mechanical polishing process is a process that employs a combination of a chemical slurry and an abrasive polishing processes using a polishing pad to planarize (i.e., smooth) a surface.
- polishing pad planarize (i.e., smooth) a surface.
- the top surfaces of the replacement metal gate, the adjacent gate sidewall spacer and the ILD layer are approximately level.
- a thin dielectric cap layer (e.g., a thin silicon nitride cap layer) is then deposited over the ILD layer, the gate sidewall spacer and the replacement metal gate and an additional ILD layer is deposited on the dielectric cap layer. Subsequently, contact openings are patterned and etched through the additional ILD layer, the dielectric cap layer and the ILD layer to source/drain regions. These contact openings are, optionally, lined and filled with contact metal(s) to form source/drain contacts.
- a thin dielectric cap layer e.g., a thin silicon nitride cap layer
- the CMP process that is used to remove the gate metal(s) from above the gate sidewall spacer and the ILD layer may not be able to completely remove all metal residues and, thus, some gate metal may remain between the ILD layer and the dielectric cap layer in the resulting FET.
- the gate metal on the top surface of the ILD layer (referred to as a stringer) can interconnect the replacement metal gate and the source/drain contact(s). Additionally, this same CMP process may cause micro-scratch defects on the top surface of the ILD layer, due to the abrasive nature of the mechanical polishing.
- micro-scratch defects can facilitate electromigration of gate metal(s) from the replacement metal gate or contact metal(s) from the adjacent contacts along the interface between the ILD layer and the dielectric cap layer.
- pin hole defects that may occur in a metal liner in the contact openings may allow metal fill material from the contacts to protrude into the interface between the ILD layer and the dielectric cap layer and this metal fill material can, like the stringers described above, interconnect the replacement metal gate and source/drain contact(s).
- Such gate-to-contact shorts can, in turn, lead to device fails, particularly, at high operating voltages (e.g., as evidenced by the results of high voltage stress (HVS) testing).
- an interlayer dielectric (ILD) layer is positioned laterally immediately adjacent to a sidewall spacer of a replacement metal gate and a dielectric cap layer is above the ILD layer, the sidewall spacer and the replacement metal gate.
- ILD interlayer dielectric
- the ILD layer is polished and then recessed such that the top surface of the ILD layer is lower than the top surfaces of the sidewall spacer and replacement metal gate.
- the dielectric cap layer is then deposited such that a portion of the dielectric cap layer is, not only above the ILD layer, but also positioned laterally immediately adjacent to a vertical surface of the sidewall spacer. Recessing the ILD layer removes any metal residue from the replacement metal gate remaining on the top surface of the ILD layer following polishing. Recessing the ILD layer also ensures that any metal that may protrude into the interface between the ILD layer and the dielectric cap layer (e.g., through pin-hole defects in subsequently formed contacts to the FET source/drain regions) is blocked by the sidewall spacer from contacting the replacement metal gate because the top surface of the ILD layer is lower than the top surfaces of the sidewall spacer and replacement metal gate. Thus, shorts between the replacement metal gate and the subsequently formed contacts to the FET source/drain regions are effectively prevented.
- FIGS. 1A-1B disclosed herein are embodiments of a field effect transistor (FET) 100 .
- FET field effect transistor
- the cross-section X-X′ of FIG. 1A cuts across the width of the FET 100 at the channel region and the cross-section Y-Y′ of FIG. 1B cuts across the length of the FET 100 .
- the FET 100 can be a semiconductor-on-insulator structure (e.g., a silicon-on-insulator (SOI) structure). That is, the FET 100 can be formed using a semiconductor layer of a wafer, which includes a semiconductor substrate 102 (e.g., a silicon substrate), an insulator layer 103 (e.g., a buried oxide (BOX) layer) on the semiconductor substrate 102 and a semiconductor layer (e.g., a silicon layer) on the insulator layer 103 . Alternatively, the FET 100 can be a bulk semiconductor structure.
- SOI silicon-on-insulator
- the FET 100 can be formed using an upper portion of the bulk semiconductor substrate (e.g., a bulk silicon substrate), which is electrically isolated from a lower portion of the semiconductor substrate (e.g., by one or more well regions, one or more trench isolation regions, etc.).
- the FET is illustrated as a semiconductor-on-insulator structure.
- the FET 100 can be a non-planar FET, such as fin-type FET (finFET) (also referred to herein as dual gate FET) or tri-gate FET.
- finFET fin-type FET
- tri-gate FET tri-gate FET
- the FET 100 can be a planar FET.
- the FET 100 is illustrated in FIGS. 1A-1B as a finFET.
- the FET 100 can include a semiconductor body 110 .
- the semiconductor body 110 can be a fin-shaped semiconductor body (i.e., a relatively thin rectangular semiconductor body, also referred to herein as a semiconductor fin).
- the semiconductor body 110 can include source/drain regions 112 and a channel region 111 positioned laterally between the source/drain regions 112 .
- the channel region 111 can be doped, for example, with a first dopant so as to have a first type conductivity at a relatively low conductivity level.
- the source/drain regions 112 can be doped, for example, with a second dopant so as to have a second type conductivity at a relatively high conductivity level.
- epitaxial semiconductor material e.g., epitaxial silicon or any other suitable epitaxial semiconductor material
- the epitaxial semiconductor material can be in-situ doped or subsequently implanted so that the raised epitaxial source/drain regions 113 have the second type conductivity at a relatively high conductivity level.
- the semiconductor body 110 can be recessed at the source/drain regions 112 (i.e., the semiconductor body 110 can have recessed source/drain regions 112 ) and the epitaxial source/drain regions 113 can be on the recessed source/drain regions (not shown).
- the FET 100 can further have a gate 160 adjacent to the semiconductor body 110 at the channel region 111 .
- a sidewall spacer 140 can be positioned laterally immediately adjacent to a sidewall of the gate 160 .
- An interlayer dielectric (ILD) layer 150 can be positioned laterally immediately adjacent to the sidewall spacer 140 . That is, the gate 160 and the ILD layer 150 are on opposing sides of and in contact with the sidewall spacer 140 .
- ILD interlayer dielectric
- a gate 160 and, particularly, a replacement metal gate can be adjacent to the semiconductor body 110 at the channel region 111 .
- the replacement metal gate 160 can include a conformal high-k gate dielectric layer 161 that lines a gate opening such that it is immediately adjacent to the channel region 111 . In the case of a finFET, this high-k gate dielectric layer 161 can specifically be adjacent to the opposing sides and over the top surface of the semiconductor body 110 at the channel region 111 .
- the replacement metal gate 160 can further include one or more metal layers 162 on the high-K gate dielectric layer 161 .
- the metal layers 162 can include a conformal work function metal immediately adjacent to the high-k gate dielectric layer 161 and a fill metal on the work function metal.
- the materials and thicknesses of the dielectric and metal layers used for replacement metal gate can be preselected to achieve desired work functions given the conductivity type of the FET.
- Exemplary high-K dielectric materials include, but are not limited to, hafnium (Hf)-based dielectrics (e.g., hafnium oxide, hafnium silicon oxide, hafnium silicon oxynitride, hafnium aluminum oxide, etc.) or other suitable high-k dielectrics (e.g., aluminum oxide, tantalum oxide, zirconium oxide, etc.).
- the optimal work function for a gate conductor of an N-type FET will be, for example, between 3.9 eV and about 4.2 eV.
- Exemplary metals (and metal alloys) having a work function within this range include, but are not limited to, hafnium, zirconium, titanium, tantalum, aluminum, and alloys thereof, such as, hafnium carbide, zirconium carbide, titanium carbide, tantalum carbide, and aluminum carbide.
- the optimal work function for a gate conductor of a P-type FET will be, for example, between about 4.9 eV and about 5.2 eV.
- Exemplary metals (and metal alloys) having a work function within this range include, but are not limited to, ruthenium, palladium, platinum, cobalt, and nickel, as well as metal oxides (aluminum carbon oxide, aluminum titanium carbon oxide, etc.) and metal nitrides (e.g., titanium nitride, titanium silicon nitride, tantalum silicon nitride, titanium aluminum nitride, tantalum aluminum nitride, etc.).
- Exemplary fill metals include, but are not limited to, tungsten and aluminum.
- the FET 100 can further include a sidewall spacer 140 positioned immediately adjacent to a sidewall of the replacement metal gate 160 such that the sidewall spacer 140 laterally surrounds the replacement metal gate 160 .
- the sidewall spacer 140 can be a dielectric sidewall spacer.
- the sidewall spacer 140 can be made of silicon nitride.
- the sidewall spacer 140 can be made of silicon carbon nitride, silicon boron carbon nitride or other suitable dielectric material.
- the FET 100 can further include an interlayer dielectric (ILD) layer 150 positioned immediately adjacent to the sidewall spacer 140 opposite the replacement metal gate 160 such that the ILD layer 150 laterally surrounds the sidewall spacer 140 and is physically separated from the replacement metal gate 160 by the sidewall spacer 140 .
- the ILD layer 150 can be a different dielectric material than the sidewall spacer 140 .
- the ILD layer 150 can be a silicon dioxide ILD layer.
- the ILD layer 150 can be made of any other suitable ILD material (e.g., borophosphosilicate glass (BPSG), tetraethyl orthosilicate (TEOS), fluorinated tetraethyl orthosilicate (FTEOS), etc.).
- BPSG borophosphosilicate glass
- TEOS tetraethyl orthosilicate
- FTEOS fluorinated tetraethyl orthosilicate
- the top surface 155 of the ILD layer 150 can specifically be at a lower level than the top surfaces 165 and 145 of the replacement metal gate 160 and the sidewall spacer 140 , respectively, relative to the semiconductor substrate 102 . That is, the top surface 155 of the ILD layer 150 can be recessed (e.g., by a distance of approximately 2-4 nm) so that the top surface 155 of the ILD layer 150 is not co-planar with the top surfaces 165 and 145 of the replacement metal gate 160 and the sidewall spacer 140 and, more specifically, so that the distance between the semiconductor substrate 102 and the top surface of 155 of the ILD layer 150 is less than the distances between the semiconductor substrate 102 and the top surfaces 165 and 145 of the replacement metal gate 160 and the sidewall spacer.
- any metal residue remaining on the top surface 155 following replacement metal gate 160 formation will be removed and this top surface 155 will be devoid of micro-scratches, which can facilitate electromigration of metal.
- the FET 100 can further include a dielectric cap layer 170 that covers the ILD layer 150 , the sidewall spacer 140 and the replacement metal gate 160 .
- the dielectric cap layer 170 can be a conformal dielectric cap layer having an essentially uniform thickness, as illustrated.
- the dielectric cap layer 170 can be a blanket dielectric cap layer, which is polished so as to have a predetermined thickness above the top surface 165 of the replacement metal gate 160 (not shown).
- the dielectric cap layer 170 can be a different dielectric material than the ILD layer 150 .
- the dielectric cap layer 170 can be made of silicon nitride.
- the dielectric cap layer 170 can be made of silicon carbon nitride, silicon boron carbon nitride or other suitable dielectric material.
- the dielectric cap layer 170 will have a portion 171 that is above the ILD layer 150 and also positioned laterally immediately adjacent to an outer vertical surface 142 of an upper corner of the sidewall spacer 140 .
- the FET 100 can further include an additional interlayer dielectric (ILD) layer 180 over the dielectric cap layer 170 .
- the additional ILD layer 180 can be a silicon dioxide ILD layer.
- the additional ILD layer 180 can be made of any other suitable ILD material (e.g., borophosphosilicate glass (BPSG), tetraethyl orthosilicate (TEOS), fluorinated tetraethyl orthosilicate (FTEOS), etc.).
- BPSG borophosphosilicate glass
- TEOS tetraethyl orthosilicate
- FTEOS fluorinated tetraethyl orthosilicate
- the FET 100 can further include contacts 190 that extend vertically through the additional ILD layer 180 , the dielectric cap layer 170 and the ILD layer 150 to source/drain regions 112 (or, if applicable, the raised epitaxial source/drain regions 113 ).
- contact openings can extend vertically through the additional ILD layer 180 , the dielectric cap layer 170 and the ILD layer 150 , landing on the source/drain regions 112 (or, if applicable, the raised epitaxial source/drain regions 113 ).
- the contact openings can, optionally, be lined with a contact liner 191 and filled with a fill metal 192 , thereby forming the contacts 190 .
- the optional contact liner 191 can be a single conformal layer (e.g., an adhesive layer or a barrier layer) that lines the contact openings or multiple conformal layers (e.g., an adhesive layer and a barrier layer on the adhesive layer) that line the contact openings.
- the optional contact liner 191 can include a conformal titanium adhesive layer and/or a conformal titanium nitride barrier layer.
- the optional contact liner 191 can include any other suitable conformal adhesive and/or barrier layers.
- the fill metal 192 can be, for example, tungsten, aluminum, copper, or cobalt, or alloys thereof.
- the top surface 155 of the ILD layer 150 is devoid of micro-scratches, electromigration of metal along the interface between the ILD layer 150 and the dielectric cap layer 170 is inhibited. Furthermore, since the top surface 155 of the ILD layer 150 is at a lower level than the top surfaces 145 and 165 of the sidewall spacer 140 and replacement metal gate 160 , respectively, such that the interface between the ILD layer 150 and the dielectric cap layer 170 is below the level of the top surface 165 of the replacement metal gate, movement of metal (e.g., due to electromigration or other causes) from the replacement metal gate 160 to the contacts 190 or vice versa along this interface is blocked.
- metal e.g., due to electromigration or other causes
- fill metal 192 from the contacts 190 may protrude into the interface between the ILD layer 150 and the dielectric cap layer 170 through pin-hole defects in the contact liner 191 ; however, this fill metal 192 will be blocked from contacting the replacement metal gate 160 by the outer vertical surface 142 of the sidewall spacer 140 .
- metal 162 from the replacement metal gate 160 may electromigrate over the sidewall spacer 140 toward the contacts 190 ; however, the vertical portion 172 of the dielectric cap layer 170 will block further electromigration of this metal 162 .
- FET field effect transistor
- a semiconductor wafer can be provided ( 202 , see FIG. 3 ).
- the semiconductor wafer can be a semiconductor-on-insulator wafer (e.g., a silicon-on-insulator (SOI) wafer).
- SOI silicon-on-insulator
- Such a semiconductor-on-insulator wafer can include a semiconductor substrate 102 (e.g., a silicon substrate), an insulator layer 103 (e.g., a buried oxide (BOX) layer) on the semiconductor substrate 102 and a semiconductor layer 104 (e.g., a silicon layer) on the insulator layer 103 .
- the semiconductor wafer can be a bulk semiconductor wafer (e.g., a bulk silicon wafer).
- a semiconductor body 110 can be formed on the semiconductor wafer ( 204 , see FIG. 4 ).
- a semiconductor body 110 can be formed using the semiconductor layer of a semiconductor-on-insulator wafer, as illustrated.
- the semiconductor body can be formed using an upper portion of the bulk semiconductor substrate (e.g., a bulk silicon substrate), which is electrically isolated from a lower portion of the semiconductor substrate (e.g., by one or more well regions, one or more trench isolation regions, etc.).
- the FET 100 which is formed according to the disclosed method, can be a non-planar FET, such as fin-type FET (finFET) (also referred to herein as dual gate FET) or tri-gate FET.
- this FET 100 can be a planar FET.
- the semiconductor body 110 can be a fin-shaped semiconductor body (i.e., a relatively thin rectangular semiconductor body, also referred to herein as a semiconductor fin).
- a fin-shaped semiconductor body i.e., a relatively thin rectangular semiconductor body, also referred to herein as a semiconductor fin.
- Techniques for forming fin-shaped semiconductor bodies are well known in the art and, thus, the details have been omitted from this specification in order to allow the reader to focus on the salient aspects of the disclosed method.
- the semiconductor body 110 can have areas designated for source/drain regions 112 and for a channel region 111 positioned laterally between the source/drain regions 112 .
- the semiconductor body 110 can be appropriately doped with a first dopant, either before or after formation of the semiconductor body, so that the channel region 111 has a first type conductivity.
- a sacrificial gate 131 with a sacrificial gate cap 132 can be formed adjacent to the semiconductor body 110 at the channel region 111 ( 206 , see FIGS. 5A-5C ).
- a first sacrificial layer can be formed over the semiconductor body 110 and a second sacrificial layer, which is different from the first sacrificial layer, can be formed on the first sacrificial layer.
- the first and second sacrificial layers can be patterned and etched to form a sacrificial gate 131 with a sacrificial gate cap 132 , wherein the sacrificial gate 131 is adjacent to the channel region 111 .
- the sacrificial gate 131 can be immediately adjacent to the opposing sidewalls of the semiconductor body 110 at the channel region 111 and can further extend over the top surface of the semiconductor body 110 at the channel region 111 .
- a sidewall spacer 140 and, particularly, a dielectric sidewall spacer can be formed on the sidewalls of the sacrificial gate 131 . That is, a relatively thin conformal dielectric spacer layer can be deposited over the sacrificial gate/gate cap 131 - 132 and further over exposed source/drain regions 112 of the semiconductor body 110 that extend laterally beyond the sacrificial gate 131 .
- dielectric spacer layer can be a silicon nitride layer.
- the dielectric spacer layer can be a layer of silicon carbon nitride, silicon boron carbon nitride or other suitable dielectric material.
- a directional etch process can be performed so as to remove the conformal dielectric layer from horizontal surfaces and from the sidewalls of the source/drain regions 112 of the semiconductor body 110 .
- the height of the sacrificial gate cap 132 should be equal to or greater than the height of the semiconductor body 110 so that the conformal dielectric layer can be removed from the sidewalls of the source/drain regions 112 without exposing the sidewalls of the sacrificial gate 131 .
- source/drain processing can be performed ( 207 , see FIGS. 5A-5C ).
- a dopant implant process can be performed so that the source/drain regions 112 are doped with a second dopant so as to have a second type conductivity at a relatively high conductivity level.
- epitaxial semiconductor material e.g., epitaxial silicon or any other suitable epitaxial semiconductor material
- the epitaxial semiconductor material can be in-situ doped or subsequently implanted so that the raised epitaxial source/drain regions 113 have the second type conductivity at a relatively high conductivity level.
- the source/drain regions 112 can be recessed (not shown), thereby ensuring that the source/drain regions 112 and the raised epitaxial source/drain regions 113 will be doped so as to have the desired conductivity type and level.
- an interlayer dielectric (ILD) layer 150 can be formed over the partially completed structure ( 208 , see FIGS. 5A-5C ). Specifically, a blanket ILD layer 150 can be deposited so as to cover the sacrificial gate cap 132 and sidewall spacer 140 on the sacrificial gate 131 and so as to cover each source/drain region 112 (or raised epitaxial source/drain region 113 , if applicable).
- the ILD layer 150 can be a silicon dioxide ILD layer.
- the ILD layer 150 can be made of any other suitable ILD material (e.g., borophosphosilicate glass (BPSG), tetraethyl orthosilicate (TEOS), fluorinated tetraethyl orthosilicate (FTEOS), etc.).
- BPSG borophosphosilicate glass
- TEOS tetraethyl orthosilicate
- FTEOS fluorinated tetraethyl orthosilicate
- a polishing process and, particularly, a chemical mechanical polishing (CMP) process can then be performed in order to expose the top surfaces of the sacrificial gate cap 132 and the adjacent sidewall spacer 140 ( 210 , see FIGS. 5A-5C ).
- CMP chemical mechanical polishing
- the sacrificial gate cap 132 and the sacrificial gate 131 below can then be selectively removed, thereby creating a gate opening 169 ( 212 , see FIGS. 6A-6B ).
- the sacrificial material of the sacrificial gate cap 132 and the sacrificial gate 131 can be selectively etched over the dielectric material used for the sidewall spacer 140 and the ILD layer 150 (see FIGS. 7A-7B ). Removal of the sacrificial gate cap 132 and the sacrificial gate 131 below will create a gate opening 169 in the ILD layer 150 and this gate opening 169 will have sidewalls lined with the sidewall spacer 140 .
- a replacement metal gate 160 can then be formed in the gate opening 169 adjacent to the channel region 111 (e.g., above the top surface and positioned laterally adjacent to the opposing sides of the semiconductor body 110 at the channel region 111 , as illustrated) and also adjacent to the sidewall spacer 140 ( 214 , see FIGS. 7A-7B ).
- a conformal high-K gate dielectric layer 161 can be deposited so as to line the gate opening 169 and one or more gate conductor layers 162 (e.g., gate metal layers) can be deposited onto the gate dielectric layer 161 .
- the materials and thicknesses of the dielectric and metal layers used for replacement metal gate 160 can be preselected to achieve desired work functions given the conductivity type of the FET.
- Exemplary high-K dielectric materials include, but are not limited to, hafnium (Hf)-based dielectrics (e.g., hafnium oxide, hafnium silicon oxide, hafnium silicon oxynitride, hafnium aluminum oxide, etc.) or other suitable high-k dielectrics (e.g., aluminum oxide, tantalum oxide, zirconium oxide, etc.).
- the optimal work function for a gate conductor of an N-type FET will be, for example, between 3.9 eV and about 4.2 eV.
- Exemplary metals (and metal alloys) having a work function within this range include, but are not limited to, hafnium, zirconium, titanium, tantalum, aluminum, and alloys thereof, such as, hafnium carbide, zirconium carbide, titanium carbide, tantalum carbide, and aluminum carbide.
- the optimal work function for a gate conductor of a P-type FET will be, for example, between about 4.9 eV and about 5.2 eV.
- Exemplary metals (and metal alloys) having a work function within this range include, but are not limited to, ruthenium, palladium, platinum, cobalt, and nickel, as well as metal oxides (aluminum carbon oxide, aluminum titanium carbon oxide, etc.) and metal nitrides (e.g., titanium nitride, titanium silicon nitride, tantalum silicon nitride, titanium aluminum nitride, tantalum aluminum nitride, etc.).
- Exemplary fill metals include, but are not limited to, tungsten and aluminum.
- a polishing process and, particularly, a chemical mechanical polishing (CMP) process can be performed to remove the replacement metal gate materials from above the top surface 155 of the ILD layer 150 ( 216 , see FIGS. 8A-8B ).
- This polishing process can further be used to adjust the height of the replacement metal gate 160 , as necessary.
- the top surfaces 155 , 145 and 165 of the ILD layer 150 , the sidewall spacer 140 and the replacement metal gate 160 will be approximately level.
- these top surfaces and, particularly, the top surface 155 of the ILD layer 150 may contain micro-scratches and may also still have metal residue from the replacement metal gate thereon.
- the top surface 155 of the ILD layer 150 can be further processed to remove any metal residue and/or micro-scratches.
- the top surface 155 of the ILD layer 150 can be recessed relative to the top surface 145 of the sidewall spacer 140 and the top surface 165 of the the replacement metal gate 160 so that the distance between the semiconductor substrate 102 and the top surface of 155 of the ILD layer 150 is less than the distances between the semiconductor substrate 102 and the top surfaces 165 and 145 of the replacement metal gate 160 and the sidewall spacer 140 ( 218 , see FIGS. 9A-9B ).
- the recess depth can be, for example, approximately 2-4 nm and can be selectively adjusted depending, for example, upon the recess process used and/or a desired electrical characteristic (e.g., capacitance).
- a chemical oxide removal (COR) process could be performed in order to recess the ILD layer 150 .
- a COR process is typically a two-stage process. During the first stage or the reaction stage, a reaction between process gases (e.g., a mixture of hydrofluoric acid (HF) and ammonia (NH3) gases) and the silicon dioxide ILD layer results in a solid reaction product. During the second stage or the heat treatment stage, the solid reaction product is exposed to heat and evaporates. Specifications of the COR process can be predetermined to ensure the ILD layer 150 is recessed by the desired amount.
- process gases e.g., a mixture of hydrofluoric acid (HF) and ammonia (NH3) gases
- the process used to recess the ILD layer 150 relative to the sidewall spacer 140 and the replacement metal gate 160 will vary depending upon the materials used for these different features.
- the ILD layer 150 is a silicon dioxide ILD layer
- a COR process could be used.
- any other suitable process could be used.
- an etch process that is selective for the silicon dioxide material of the ILD layer 150 over the various materials of the sidewall spacer 140 and replacement metal gate 160 could be used.
- the ILD layer 150 is made of some other dielectric material (e.g., BPSG, TEOS, or FTEOS, as discussed above), an etch process that is selective for the dielectric material of the ILD layer 150 over the various materials of the sidewall spacer 140 and replacement metal gate 160 could be used.
- some other dielectric material e.g., BPSG, TEOS, or FTEOS, as discussed above
- a dielectric cap layer 170 can be deposited so as to cover exposed surfaces of the ILD layer 150 , the sidewall spacer 140 and the replacement metal gate 160 ( 220 , see FIGS. 10A-10B ).
- the dielectric cap layer 170 can, for example, be conformally deposited so as to have an essentially uniform thickness, as illustrated.
- the dielectric cap layer 170 can be deposited as a blanket layer and then subsequently polished (e.g., using a chemical mechanical polishing (CMP) process) so as to have a predetermined thickness above the top surface 165 of the replacement metal gate 160 (not shown).
- CMP chemical mechanical polishing
- the dielectric cap layer 170 can be a different dielectric material than the ILD layer 150 .
- the dielectric cap layer 170 can be made of silicon nitride.
- the dielectric cap layer 170 can be made of silicon carbon nitride, silicon boron carbon nitride or other suitable dielectric material. Since the top surface 155 of the ILD layer 150 was previously recessed so as to be at a lower level than the top surfaces 145 and 165 of the sidewall spacer 140 and replacement metal gate 160 , respectively, the dielectric cap layer 170 will have a portion 171 that is above the ILD layer 150 and also positioned laterally immediately adjacent to (i.e., to the side of and in contact with) an outer vertical surface 142 of an upper corner of the sidewall spacer 140 .
- an additional interlayer dielectric (ILD) layer 180 can be deposited over the dielectric cap layer 170 ( 222 , see FIGS. 11A-11B ).
- the additional ILD layer 180 can be a silicon dioxide ILD layer.
- the additional ILD layer 180 can be made of any other suitable ILD material (e.g., borophosphosilicate glass (BPSG), tetraethyl orthosilicate (TEOS), fluorinated tetraethyl orthosilicate (FTEOS), etc.).
- BPSG borophosphosilicate glass
- TEOS tetraethyl orthosilicate
- FTEOS fluorinated tetraethyl orthosilicate
- CMP chemical mechanical polishing
- contacts 190 to the source/drain regions 112 can be formed ( 224 , see FIGS. 1A-1B ).
- contact opening which extend vertically through the additional ILD layer 180 , the dielectric cap layer 170 and the ILD layer 150 to source/drain regions 112 (or, if applicable, the raised epitaxial source/drain regions 113 ) can be lithographically patterned and etched.
- the contact openings can, optionally, be lined with a contact liner 191 and filled with a fill metal 192 , thereby forming the contacts 190 .
- the optional contact liner 191 can be a single conformal layer (e.g., an adhesive layer or a barrier layer) that lines the contact openings or multiple conformal layers (e.g., an adhesive layer and a barrier layer on the adhesive layer) that line the contact openings.
- the optional contact liner 191 can include a conformal titanium adhesive layer and/or a conformal titanium nitride barrier layer.
- the optional contact liner 191 can include any other suitable conformal adhesive and/or barrier layers.
- the fill metal 192 can be, for example, tungsten, aluminum, copper, or cobalt, or alloys thereof.
- the top surface 155 of the ILD layer 150 is recessed so as to be at a lower level than the top surfaces 145 and 165 of the sidewall spacer 140 and replacement metal gate 160 , respectively, such that the interface between the ILD layer 150 and the dielectric cap layer 170 is below the level of the top surface 165 of the replacement metal gate, movement of metal (e.g., due to electromigration or other causes) from the replacement metal gate 160 to the contacts 190 or vice versa along this interface is blocked.
- fill metal 192 from the contacts 190 may protrude into the interface between the ILD layer 150 and the dielectric cap layer 170 through pin-hole defects in the contact liner 191 ; however, this fill metal 192 is blocked from contacting the replacement metal gate 160 by the outer vertical surface 142 of the sidewall spacer 140 .
- metal 162 from the replacement metal gate 160 may electromigrate over the sidewall spacer 140 toward the contacts 190 ; however, the vertical portion 172 of the dielectric cap layer 170 will block further electromigration of this metal 162 .
- the method as described above is used in the fabrication of integrated circuit chips.
- the resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form.
- the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections).
- the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
- the end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
Abstract
Description
- The present invention relates to field effect transistors (FETs) and, more particularly, to to a FET structure and a method of forming the FET structure to avoid gate-to-contact shorts.
- In field effect transistor (FET) processing, the replacement of conventional gates, which include a silicon oxide gate dielectric layer and a doped polysilicon gate conductor layer, with replacement metal gates, which include high-K gate dielectric layer(s) and metal gate conductor layer(s), has allowed for device scaling at the 32 nm node and beyond. However, the current techniques used to replace conventional gates with replacement metal gates can lead to gate-to-contact shorts and, more particularly, shorts (also referred to herein as stringers) that occur between a replacement metal gate and the adjacent contacts (also referred to herein as TS contacts or metal plugs) that extend to the FET source/drain regions. Such gate-to-contact shorts can, in turn, lead to device fails, particularly, at high operating voltages (e.g., as evidenced by the results of high voltage stress (HVS) testing).
- In view of the foregoing, disclosed herein are a field effect transistor (FET) and a method of forming the FET. In the FET, an interlayer dielectric (ILD) layer is positioned laterally immediately adjacent to a sidewall spacer of a replacement metal gate and a dielectric cap layer is above the ILD layer, the sidewall spacer and the replacement metal gate. However, during processing after the replacement metal gate is formed but before the dielectric cap layer is formed, the ILD layer is polished and then recessed such that the top surface of the ILD layer is lower than the top surfaces of the sidewall spacer and replacement metal gate. The dielectric cap layer is then deposited such that a portion of the dielectric cap layer is, not only above the ILD layer, but also positioned laterally immediately adjacent to a vertical surface of the sidewall spacer. Recessing the ILD layer removes any metal residue from the replacement metal gate remaining on the top surface of the ILD layer following polishing. Recessing the ILD layer also ensures that metal that may protrude into the interface between the ILD layer and the dielectric cap layer (e.g., through pin-hole defects in subsequently formed contacts to the FET source/drain regions) is blocked by the sidewall spacer from contacting the replacement metal gate because the top surface of the ILD layer is lower than the top surfaces of the sidewall spacer and replacement metal gate. Thus, shorts between the replacement metal gate and the subsequently formed contacts to the FET source/drain regions are effectively prevented.
- More particularly, disclosed herein is a field effect transistor (FET). The FET can have source/drain regions and a channel region positioned laterally between the source/drain regions. The FET can further have a gate and, particularly, a replacement metal gate adjacent to the channel region. A sidewall spacer can be positioned laterally adjacent to a sidewall of the replacement metal gate and an interlayer dielectric (ILD) layer can be positioned laterally adjacent to the sidewall spacer. The top surface of the ILD layer can specifically be at a lower level than the top surfaces of the replacement metal gate and the sidewall spacer. A dielectric cap layer can cover the ILD layer, the sidewall spacer and the replacement metal gate. Since the top surface of the ILD layer is at a lower level than the top surfaces of the sidewall spacer and replacement metal gate, the dielectric cap layer will have a portion that is above the ILD layer and also positioned laterally immediately adjacent to an outer vertical surface of an upper corner of the sidewall spacer.
- Also disclosed herein are embodiments of a method of forming the above-described field effect transistor (FET). Generally, in the method embodiments, a sacrificial gate can be removed, thereby creating a gate opening that extends vertically through an interlayer dielectric (ILD) layer and is physically separated from the interlayer dielectric layer by a sidewall spacer. After the sacrificial gate is removed, a replacement metal gate can be formed in the gate opening adjacent to a channel region and a polishing process can be performed so that top surfaces of the ILD layer, the sidewall spacer and the replacement metal gate are approximately level. Next, the ILD layer can be recessed relative to the sidewall spacer and the replacement metal gate. Those skilled in the art will recognize that the process used to recess the ILD layer relative to the sidewall spacer and the replacement metal gate will vary depending upon the materials used for these different features. Once the ILD layer is recessed, a dielectric cap layer can be deposited (e.g., conformally) so as to cover exposed surfaces of the ILD layer, the sidewall spacer and the replacement metal gate. Since the top surface of the ILD layer is at a lower level than the top surfaces of the sidewall spacer and replacement metal gate, the dielectric cap layer will have a portion that is above the ILD layer and also positioned laterally immediately adjacent to an outer vertical surface of an upper corner of the sidewall spacer.
- One particular method embodiment can incorporate a silicon dioxide interlayer dielectric (ILD) layer, which is recessed after replacement metal gate formation using a chemical oxide removal (COR) process. More particularly, in an embodiment of the method, a sacrificial gate can be removed, thereby creating a gate opening that extends vertically through an interlayer dielectric layer (e.g., a silicon dioxide ILD layer) and is physically separated from the ILD layer by a sidewall spacer, which is made of a different dielectric material than the ILD layer. After the sacrificial gate is removed, a replacement metal gate can be formed in the gate opening adjacent to a channel region and a polishing process can be performed so that top surfaces of the interlayer dielectric layer, the sidewall spacer and the replacement metal gate are approximately level. Next, the ILD layer and, particularly, the silicon dioxide ILD layer can be recessed relative to the sidewall spacer and the replacement metal using a chemical oxide removal (COR) process. Once the ILD layer is recessed, a dielectric cap layer can be deposited (e.g., conformally) so as to cover exposed surfaces of the ILD layer, the sidewall spacer and the replacement metal gate. Since the top surface of the ILD layer is at a lower level than the top surfaces of the sidewall spacer and replacement metal gate, the dielectric cap layer will have a portion that is above the ILD layer and also positioned laterally immediately adjacent to an outer vertical surface of an upper corner of the sidewall spacer.
- The present invention will be better understood from the following detailed description with reference to the drawings, which are not necessarily drawn to scale and in which:
-
FIGS. 1A-1B are different cross-section diagrams of an embodiment of a field effect transistor (FET) disclosed herein; -
FIG. 2 is a flow diagram illustrating a method of forming the disclosed field effect transistor; -
FIG. 3 is a cross-section diagram illustrating a partially completed field effect transistor formed according to the method ofFIG. 2 ; -
FIG. 4 is a cross-section diagram illustrating a partially completed field effect transistor formed according to the method ofFIG. 2 ; -
FIG. 5A is a top view diagram andFIGS. 5B-5C are different cross-section diagrams illustrating a partially completed field effect transistor formed according to the method ofFIG. 2 ; -
FIGS. 6A-6B are different cross-section diagrams illustrating a partially completed field effect transistor formed according to the method ofFIG. 2 ; -
FIGS. 7A-7B are different cross-section diagrams illustrating a partially completed field effect transistor formed according to the method ofFIG. 2 ; -
FIGS. 8A-8B are different cross-section diagrams illustrating a partially completed field effect transistor formed according to the method ofFIG. 2 ; -
FIGS. 9A-9B are different cross-section diagrams illustrating a partially completed field effect transistor formed according to the method ofFIG. 2 ; -
FIGS. 10A-10B are different cross-section diagrams illustrating a partially completed field effect transistor formed according to the method ofFIG. 2 ; and -
FIGS. 11A-11B are different cross-section diagrams illustrating a partially completed field effect transistor formed according to the method ofFIG. 2 . - As mentioned above, in field effect transistor (FET) processing, the replacement of conventional gates, which include a silicon oxide gate dielectric layer and a doped polysilicon gate conductor layer, with replacement metal gates, which include high-K gate dielectric layer(s) and metal gate conductor layer(s), has allowed for device scaling at the 32 nm node and beyond. However, the current techniques used to replace conventional gates with replacement metal gates can lead to gate-to-contact shorts and, more particularly, shorts (also referred to herein as stringers) that occur between a replacement metal gate and the adjacent contacts (also referred to herein as TS contacts or metal plugs) that extend to the FET source/drain regions. Multiple processing conditions alone and/or in combination can cause these gate-to-contact shorts. For example, typically, following formation of a replacement metal gate, a chemical mechanical polishing (CMP) process is performed in order to remove gate metal(s) from above an adjacent gate sidewall spacer and an interlayer dielectric (ILD) layer. Those skilled in the art will recognize that a chemical mechanical polishing process is a process that employs a combination of a chemical slurry and an abrasive polishing processes using a polishing pad to planarize (i.e., smooth) a surface. As a result of this polishing process, the top surfaces of the replacement metal gate, the adjacent gate sidewall spacer and the ILD layer are approximately level. A thin dielectric cap layer (e.g., a thin silicon nitride cap layer) is then deposited over the ILD layer, the gate sidewall spacer and the replacement metal gate and an additional ILD layer is deposited on the dielectric cap layer. Subsequently, contact openings are patterned and etched through the additional ILD layer, the dielectric cap layer and the ILD layer to source/drain regions. These contact openings are, optionally, lined and filled with contact metal(s) to form source/drain contacts.
- Unfortunately, the CMP process that is used to remove the gate metal(s) from above the gate sidewall spacer and the ILD layer (along with any post-CMP clean process) may not be able to completely remove all metal residues and, thus, some gate metal may remain between the ILD layer and the dielectric cap layer in the resulting FET. The gate metal on the top surface of the ILD layer (referred to as a stringer) can interconnect the replacement metal gate and the source/drain contact(s). Additionally, this same CMP process may cause micro-scratch defects on the top surface of the ILD layer, due to the abrasive nature of the mechanical polishing. These micro-scratch defects can facilitate electromigration of gate metal(s) from the replacement metal gate or contact metal(s) from the adjacent contacts along the interface between the ILD layer and the dielectric cap layer. Finally, pin hole defects that may occur in a metal liner in the contact openings may allow metal fill material from the contacts to protrude into the interface between the ILD layer and the dielectric cap layer and this metal fill material can, like the stringers described above, interconnect the replacement metal gate and source/drain contact(s). Such gate-to-contact shorts can, in turn, lead to device fails, particularly, at high operating voltages (e.g., as evidenced by the results of high voltage stress (HVS) testing).
- In view of the foregoing, disclosed herein are a field effect transistor (FET) and a method of forming the FET. In the FET, an interlayer dielectric (ILD) layer is positioned laterally immediately adjacent to a sidewall spacer of a replacement metal gate and a dielectric cap layer is above the ILD layer, the sidewall spacer and the replacement metal gate. However, during processing after the replacement metal gate is formed but before the dielectric cap layer is formed, the ILD layer is polished and then recessed such that the top surface of the ILD layer is lower than the top surfaces of the sidewall spacer and replacement metal gate. The dielectric cap layer is then deposited such that a portion of the dielectric cap layer is, not only above the ILD layer, but also positioned laterally immediately adjacent to a vertical surface of the sidewall spacer. Recessing the ILD layer removes any metal residue from the replacement metal gate remaining on the top surface of the ILD layer following polishing. Recessing the ILD layer also ensures that any metal that may protrude into the interface between the ILD layer and the dielectric cap layer (e.g., through pin-hole defects in subsequently formed contacts to the FET source/drain regions) is blocked by the sidewall spacer from contacting the replacement metal gate because the top surface of the ILD layer is lower than the top surfaces of the sidewall spacer and replacement metal gate. Thus, shorts between the replacement metal gate and the subsequently formed contacts to the FET source/drain regions are effectively prevented.
- More particularly, referring to the different cross-section diagrams of
FIGS. 1A-1B , disclosed herein are embodiments of a field effect transistor (FET) 100. The cross-section X-X′ ofFIG. 1A cuts across the width of theFET 100 at the channel region and the cross-section Y-Y′ ofFIG. 1B cuts across the length of theFET 100. - The
FET 100 can be a semiconductor-on-insulator structure (e.g., a silicon-on-insulator (SOI) structure). That is, theFET 100 can be formed using a semiconductor layer of a wafer, which includes a semiconductor substrate 102 (e.g., a silicon substrate), an insulator layer 103 (e.g., a buried oxide (BOX) layer) on thesemiconductor substrate 102 and a semiconductor layer (e.g., a silicon layer) on theinsulator layer 103. Alternatively, theFET 100 can be a bulk semiconductor structure. That is, theFET 100 can be formed using an upper portion of the bulk semiconductor substrate (e.g., a bulk silicon substrate), which is electrically isolated from a lower portion of the semiconductor substrate (e.g., by one or more well regions, one or more trench isolation regions, etc.). For purposes of illustration, the FET is illustrated as a semiconductor-on-insulator structure. - The
FET 100 can be a non-planar FET, such as fin-type FET (finFET) (also referred to herein as dual gate FET) or tri-gate FET. Alternatively, theFET 100 can be a planar FET. For purposes of illustration, theFET 100 is illustrated inFIGS. 1A-1B as a finFET. - In any case, the
FET 100 can include asemiconductor body 110. Those skilled in the art will recognize that, for a finFET, thesemiconductor body 110 can be a fin-shaped semiconductor body (i.e., a relatively thin rectangular semiconductor body, also referred to herein as a semiconductor fin). Thesemiconductor body 110 can include source/drain regions 112 and achannel region 111 positioned laterally between the source/drain regions 112. Thechannel region 111 can be doped, for example, with a first dopant so as to have a first type conductivity at a relatively low conductivity level. The source/drain regions 112 can be doped, for example, with a second dopant so as to have a second type conductivity at a relatively high conductivity level. Optionally, epitaxial semiconductor material (e.g., epitaxial silicon or any other suitable epitaxial semiconductor material) can be grown on the source/drain regions 112, thereby forming raised epitaxial source/drain regions 113 (as shown). The epitaxial semiconductor material can be in-situ doped or subsequently implanted so that the raised epitaxial source/drain regions 113 have the second type conductivity at a relatively high conductivity level. Optionally, thesemiconductor body 110 can be recessed at the source/drain regions 112 (i.e., thesemiconductor body 110 can have recessed source/drain regions 112) and the epitaxial source/drain regions 113 can be on the recessed source/drain regions (not shown). - The
FET 100 can further have agate 160 adjacent to thesemiconductor body 110 at thechannel region 111. Asidewall spacer 140 can be positioned laterally immediately adjacent to a sidewall of thegate 160. An interlayer dielectric (ILD)layer 150 can be positioned laterally immediately adjacent to thesidewall spacer 140. That is, thegate 160 and theILD layer 150 are on opposing sides of and in contact with thesidewall spacer 140. - More specifically, a
gate 160 and, particularly, a replacement metal gate can be adjacent to thesemiconductor body 110 at thechannel region 111. Thereplacement metal gate 160 can include a conformal high-kgate dielectric layer 161 that lines a gate opening such that it is immediately adjacent to thechannel region 111. In the case of a finFET, this high-kgate dielectric layer 161 can specifically be adjacent to the opposing sides and over the top surface of thesemiconductor body 110 at thechannel region 111. Thereplacement metal gate 160 can further include one ormore metal layers 162 on the high-K gatedielectric layer 161. For example, the metal layers 162 can include a conformal work function metal immediately adjacent to the high-kgate dielectric layer 161 and a fill metal on the work function metal. - Those skilled in the art will recognize that the materials and thicknesses of the dielectric and metal layers used for replacement metal gate can be preselected to achieve desired work functions given the conductivity type of the FET. Exemplary high-K dielectric materials include, but are not limited to, hafnium (Hf)-based dielectrics (e.g., hafnium oxide, hafnium silicon oxide, hafnium silicon oxynitride, hafnium aluminum oxide, etc.) or other suitable high-k dielectrics (e.g., aluminum oxide, tantalum oxide, zirconium oxide, etc.). The optimal work function for a gate conductor of an N-type FET will be, for example, between 3.9 eV and about 4.2 eV. Exemplary metals (and metal alloys) having a work function within this range include, but are not limited to, hafnium, zirconium, titanium, tantalum, aluminum, and alloys thereof, such as, hafnium carbide, zirconium carbide, titanium carbide, tantalum carbide, and aluminum carbide. The optimal work function for a gate conductor of a P-type FET will be, for example, between about 4.9 eV and about 5.2 eV. Exemplary metals (and metal alloys) having a work function within this range include, but are not limited to, ruthenium, palladium, platinum, cobalt, and nickel, as well as metal oxides (aluminum carbon oxide, aluminum titanium carbon oxide, etc.) and metal nitrides (e.g., titanium nitride, titanium silicon nitride, tantalum silicon nitride, titanium aluminum nitride, tantalum aluminum nitride, etc.). Exemplary fill metals include, but are not limited to, tungsten and aluminum.
- The
FET 100 can further include asidewall spacer 140 positioned immediately adjacent to a sidewall of thereplacement metal gate 160 such that thesidewall spacer 140 laterally surrounds thereplacement metal gate 160. Thesidewall spacer 140 can be a dielectric sidewall spacer. For example, thesidewall spacer 140 can be made of silicon nitride. Alternatively, thesidewall spacer 140 can be made of silicon carbon nitride, silicon boron carbon nitride or other suitable dielectric material. - The
FET 100 can further include an interlayer dielectric (ILD)layer 150 positioned immediately adjacent to thesidewall spacer 140 opposite thereplacement metal gate 160 such that theILD layer 150 laterally surrounds thesidewall spacer 140 and is physically separated from thereplacement metal gate 160 by thesidewall spacer 140. TheILD layer 150 can be a different dielectric material than thesidewall spacer 140. For example, theILD layer 150 can be a silicon dioxide ILD layer. Alternatively, theILD layer 150 can be made of any other suitable ILD material (e.g., borophosphosilicate glass (BPSG), tetraethyl orthosilicate (TEOS), fluorinated tetraethyl orthosilicate (FTEOS), etc.). - In any case, the
top surface 155 of theILD layer 150 can specifically be at a lower level than thetop surfaces replacement metal gate 160 and thesidewall spacer 140, respectively, relative to thesemiconductor substrate 102. That is, thetop surface 155 of theILD layer 150 can be recessed (e.g., by a distance of approximately 2-4 nm) so that thetop surface 155 of theILD layer 150 is not co-planar with thetop surfaces replacement metal gate 160 and thesidewall spacer 140 and, more specifically, so that the distance between thesemiconductor substrate 102 and the top surface of 155 of theILD layer 150 is less than the distances between thesemiconductor substrate 102 and thetop surfaces replacement metal gate 160 and the sidewall spacer. As discussed in greater detail below with regard to the method embodiments, due to the process used to recess thetop surface 155 of theILD layer 150, any metal residue remaining on thetop surface 155 followingreplacement metal gate 160 formation will be removed and thistop surface 155 will be devoid of micro-scratches, which can facilitate electromigration of metal. - The
FET 100 can further include adielectric cap layer 170 that covers theILD layer 150, thesidewall spacer 140 and thereplacement metal gate 160. Thedielectric cap layer 170 can be a conformal dielectric cap layer having an essentially uniform thickness, as illustrated. Alternatively, thedielectric cap layer 170 can be a blanket dielectric cap layer, which is polished so as to have a predetermined thickness above thetop surface 165 of the replacement metal gate 160 (not shown). Thedielectric cap layer 170 can be a different dielectric material than theILD layer 150. For example, thedielectric cap layer 170 can be made of silicon nitride. Alternatively, thedielectric cap layer 170 can be made of silicon carbon nitride, silicon boron carbon nitride or other suitable dielectric material. In any case, since thetop surface 155 of theILD layer 150 is at a lower level than thetop surfaces sidewall spacer 140 andreplacement metal gate 160, respectively, thedielectric cap layer 170 will have aportion 171 that is above theILD layer 150 and also positioned laterally immediately adjacent to an outervertical surface 142 of an upper corner of thesidewall spacer 140. - The
FET 100 can further include an additional interlayer dielectric (ILD)layer 180 over thedielectric cap layer 170. Theadditional ILD layer 180 can be a silicon dioxide ILD layer. Alternatively, theadditional ILD layer 180 can be made of any other suitable ILD material (e.g., borophosphosilicate glass (BPSG), tetraethyl orthosilicate (TEOS), fluorinated tetraethyl orthosilicate (FTEOS), etc.). - The
FET 100 can further includecontacts 190 that extend vertically through theadditional ILD layer 180, thedielectric cap layer 170 and theILD layer 150 to source/drain regions 112 (or, if applicable, the raised epitaxial source/drain regions 113). Specifically, contact openings can extend vertically through theadditional ILD layer 180, thedielectric cap layer 170 and theILD layer 150, landing on the source/drain regions 112 (or, if applicable, the raised epitaxial source/drain regions 113). The contact openings can, optionally, be lined with acontact liner 191 and filled with afill metal 192, thereby forming thecontacts 190. Theoptional contact liner 191 can be a single conformal layer (e.g., an adhesive layer or a barrier layer) that lines the contact openings or multiple conformal layers (e.g., an adhesive layer and a barrier layer on the adhesive layer) that line the contact openings. For example, theoptional contact liner 191 can include a conformal titanium adhesive layer and/or a conformal titanium nitride barrier layer. Alternatively, theoptional contact liner 191 can include any other suitable conformal adhesive and/or barrier layers. Thefill metal 192 can be, for example, tungsten, aluminum, copper, or cobalt, or alloys thereof. - In the above-described
FET 100, since thetop surface 155 of theILD layer 150 is devoid of micro-scratches, electromigration of metal along the interface between theILD layer 150 and thedielectric cap layer 170 is inhibited. Furthermore, since thetop surface 155 of theILD layer 150 is at a lower level than thetop surfaces sidewall spacer 140 andreplacement metal gate 160, respectively, such that the interface between theILD layer 150 and thedielectric cap layer 170 is below the level of thetop surface 165 of the replacement metal gate, movement of metal (e.g., due to electromigration or other causes) from thereplacement metal gate 160 to thecontacts 190 or vice versa along this interface is blocked. For example, fillmetal 192 from thecontacts 190 may protrude into the interface between theILD layer 150 and thedielectric cap layer 170 through pin-hole defects in thecontact liner 191; however, thisfill metal 192 will be blocked from contacting thereplacement metal gate 160 by the outervertical surface 142 of thesidewall spacer 140. Similarly,metal 162 from thereplacement metal gate 160 may electromigrate over thesidewall spacer 140 toward thecontacts 190; however, thevertical portion 172 of thedielectric cap layer 170 will block further electromigration of thismetal 162. - Referring to the flow diagram of
FIG. 2 , also disclosed herein are embodiments of a method of forming the above-described field effect transistor (FET). - In the method embodiments, a semiconductor wafer can be provided (202, see
FIG. 3 ). The semiconductor wafer can be a semiconductor-on-insulator wafer (e.g., a silicon-on-insulator (SOI) wafer). Such a semiconductor-on-insulator wafer can include a semiconductor substrate 102 (e.g., a silicon substrate), an insulator layer 103 (e.g., a buried oxide (BOX) layer) on thesemiconductor substrate 102 and a semiconductor layer 104 (e.g., a silicon layer) on theinsulator layer 103. Alternatively, the semiconductor wafer can be a bulk semiconductor wafer (e.g., a bulk silicon wafer). - A
semiconductor body 110 can be formed on the semiconductor wafer (204, seeFIG. 4 ). For example, asemiconductor body 110 can be formed using the semiconductor layer of a semiconductor-on-insulator wafer, as illustrated. Alternatively, the semiconductor body can be formed using an upper portion of the bulk semiconductor substrate (e.g., a bulk silicon substrate), which is electrically isolated from a lower portion of the semiconductor substrate (e.g., by one or more well regions, one or more trench isolation regions, etc.). In any case, as mentioned above, theFET 100, which is formed according to the disclosed method, can be a non-planar FET, such as fin-type FET (finFET) (also referred to herein as dual gate FET) or tri-gate FET. Alternatively, thisFET 100 can be a planar FET. For purposes of illustration, the method embodiments are described below and illustrated in the Figures with respect to the formation of a finFET. Those skilled in the art will recognize that, for a finFET, thesemiconductor body 110 can be a fin-shaped semiconductor body (i.e., a relatively thin rectangular semiconductor body, also referred to herein as a semiconductor fin). Techniques for forming fin-shaped semiconductor bodies (e.g., lithographic patterning techniques or sidewall image transfer techniques) are well known in the art and, thus, the details have been omitted from this specification in order to allow the reader to focus on the salient aspects of the disclosed method. - It should be noted that the
semiconductor body 110 can have areas designated for source/drain regions 112 and for achannel region 111 positioned laterally between the source/drain regions 112. Thesemiconductor body 110 can be appropriately doped with a first dopant, either before or after formation of the semiconductor body, so that thechannel region 111 has a first type conductivity. - Next, a
sacrificial gate 131 with asacrificial gate cap 132 can be formed adjacent to thesemiconductor body 110 at the channel region 111 (206, seeFIGS. 5A-5C ). For example, a first sacrificial layer can be formed over thesemiconductor body 110 and a second sacrificial layer, which is different from the first sacrificial layer, can be formed on the first sacrificial layer. The first and second sacrificial layers can be patterned and etched to form asacrificial gate 131 with asacrificial gate cap 132, wherein thesacrificial gate 131 is adjacent to thechannel region 111. In the case of a non-planar FET, as illustrated, thesacrificial gate 131 can be immediately adjacent to the opposing sidewalls of thesemiconductor body 110 at thechannel region 111 and can further extend over the top surface of thesemiconductor body 110 at thechannel region 111. - Subsequently, a
sidewall spacer 140 and, particularly, a dielectric sidewall spacer can be formed on the sidewalls of thesacrificial gate 131. That is, a relatively thin conformal dielectric spacer layer can be deposited over the sacrificial gate/gate cap 131-132 and further over exposed source/drain regions 112 of thesemiconductor body 110 that extend laterally beyond thesacrificial gate 131. For example, dielectric spacer layer can be a silicon nitride layer. Alternatively, the dielectric spacer layer can be a layer of silicon carbon nitride, silicon boron carbon nitride or other suitable dielectric material. Then, a directional etch process can be performed so as to remove the conformal dielectric layer from horizontal surfaces and from the sidewalls of the source/drain regions 112 of thesemiconductor body 110. Those skilled in the art will recognize that the height of thesacrificial gate cap 132 should be equal to or greater than the height of thesemiconductor body 110 so that the conformal dielectric layer can be removed from the sidewalls of the source/drain regions 112 without exposing the sidewalls of thesacrificial gate 131. - Following
sidewall spacer 140 formation, source/drain processing can be performed (207, seeFIGS. 5A-5C ). Specifically, a dopant implant process can be performed so that the source/drain regions 112 are doped with a second dopant so as to have a second type conductivity at a relatively high conductivity level. Additionally or alternatively, epitaxial semiconductor material (e.g., epitaxial silicon or any other suitable epitaxial semiconductor material) can be deposited on exposed portions of the semiconductor body 110 (i.e., on the source/drain regions 112) to form raised epitaxial source/drain regions 113. The epitaxial semiconductor material can be in-situ doped or subsequently implanted so that the raised epitaxial source/drain regions 113 have the second type conductivity at a relatively high conductivity level. Optionally, before depositing the epitaxial semiconductor material, as described above, the source/drain regions 112 can be recessed (not shown), thereby ensuring that the source/drain regions 112 and the raised epitaxial source/drain regions 113 will be doped so as to have the desired conductivity type and level. - Next, an interlayer dielectric (ILD)
layer 150 can be formed over the partially completed structure (208, seeFIGS. 5A-5C ). Specifically, ablanket ILD layer 150 can be deposited so as to cover thesacrificial gate cap 132 andsidewall spacer 140 on thesacrificial gate 131 and so as to cover each source/drain region 112 (or raised epitaxial source/drain region 113, if applicable). TheILD layer 150 can be a silicon dioxide ILD layer. Alternatively, theILD layer 150 can be made of any other suitable ILD material (e.g., borophosphosilicate glass (BPSG), tetraethyl orthosilicate (TEOS), fluorinated tetraethyl orthosilicate (FTEOS), etc.). A polishing process and, particularly, a chemical mechanical polishing (CMP) process can then be performed in order to expose the top surfaces of thesacrificial gate cap 132 and the adjacent sidewall spacer 140 (210, seeFIGS. 5A-5C ). - The
sacrificial gate cap 132 and thesacrificial gate 131 below can then be selectively removed, thereby creating a gate opening 169 (212, seeFIGS. 6A-6B ). Specifically, the sacrificial material of thesacrificial gate cap 132 and thesacrificial gate 131 can be selectively etched over the dielectric material used for thesidewall spacer 140 and the ILD layer 150 (seeFIGS. 7A-7B ). Removal of thesacrificial gate cap 132 and thesacrificial gate 131 below will create agate opening 169 in theILD layer 150 and this gate opening 169 will have sidewalls lined with thesidewall spacer 140. - A
replacement metal gate 160 can then be formed in the gate opening 169 adjacent to the channel region 111 (e.g., above the top surface and positioned laterally adjacent to the opposing sides of thesemiconductor body 110 at thechannel region 111, as illustrated) and also adjacent to the sidewall spacer 140 (214, seeFIGS. 7A-7B ). For example, a conformal high-K gatedielectric layer 161 can be deposited so as to line thegate opening 169 and one or more gate conductor layers 162 (e.g., gate metal layers) can be deposited onto thegate dielectric layer 161. Those skilled in the art will recognize that the materials and thicknesses of the dielectric and metal layers used forreplacement metal gate 160 can be preselected to achieve desired work functions given the conductivity type of the FET. Exemplary high-K dielectric materials include, but are not limited to, hafnium (Hf)-based dielectrics (e.g., hafnium oxide, hafnium silicon oxide, hafnium silicon oxynitride, hafnium aluminum oxide, etc.) or other suitable high-k dielectrics (e.g., aluminum oxide, tantalum oxide, zirconium oxide, etc.). The optimal work function for a gate conductor of an N-type FET will be, for example, between 3.9 eV and about 4.2 eV. Exemplary metals (and metal alloys) having a work function within this range include, but are not limited to, hafnium, zirconium, titanium, tantalum, aluminum, and alloys thereof, such as, hafnium carbide, zirconium carbide, titanium carbide, tantalum carbide, and aluminum carbide. The optimal work function for a gate conductor of a P-type FET will be, for example, between about 4.9 eV and about 5.2 eV. Exemplary metals (and metal alloys) having a work function within this range include, but are not limited to, ruthenium, palladium, platinum, cobalt, and nickel, as well as metal oxides (aluminum carbon oxide, aluminum titanium carbon oxide, etc.) and metal nitrides (e.g., titanium nitride, titanium silicon nitride, tantalum silicon nitride, titanium aluminum nitride, tantalum aluminum nitride, etc.). Exemplary fill metals include, but are not limited to, tungsten and aluminum. - In any case, a polishing process and, particularly, a chemical mechanical polishing (CMP) process can be performed to remove the replacement metal gate materials from above the
top surface 155 of the ILD layer 150 (216, seeFIGS. 8A-8B ). This polishing process can further be used to adjust the height of thereplacement metal gate 160, as necessary. As a result of this polishing process, thetop surfaces ILD layer 150, thesidewall spacer 140 and thereplacement metal gate 160 will be approximately level. However, due to the nature of this polishing process (and any post-polishing cleaning process performed), these top surfaces and, particularly, thetop surface 155 of theILD layer 150 may contain micro-scratches and may also still have metal residue from the replacement metal gate thereon. - Thus, in the method embodiments disclosed herein, the
top surface 155 of theILD layer 150 can be further processed to remove any metal residue and/or micro-scratches. Specifically, thetop surface 155 of theILD layer 150 can be recessed relative to thetop surface 145 of thesidewall spacer 140 and thetop surface 165 of the thereplacement metal gate 160 so that the distance between thesemiconductor substrate 102 and the top surface of 155 of theILD layer 150 is less than the distances between thesemiconductor substrate 102 and thetop surfaces replacement metal gate 160 and the sidewall spacer 140 (218, seeFIGS. 9A-9B ). The recess depth can be, for example, approximately 2-4 nm and can be selectively adjusted depending, for example, upon the recess process used and/or a desired electrical characteristic (e.g., capacitance). - For example, in an embodiment of the method wherein the
ILD layer 150 is a silicon dioxide ILD layer and thesidewall spacer 140 is a silicon nitride sidewall spacer or other non-oxide sidewall spacer, a chemical oxide removal (COR) process could be performed in order to recess theILD layer 150. A COR process is typically a two-stage process. During the first stage or the reaction stage, a reaction between process gases (e.g., a mixture of hydrofluoric acid (HF) and ammonia (NH3) gases) and the silicon dioxide ILD layer results in a solid reaction product. During the second stage or the heat treatment stage, the solid reaction product is exposed to heat and evaporates. Specifications of the COR process can be predetermined to ensure theILD layer 150 is recessed by the desired amount. - It should, however, be understood that the process used to recess the
ILD layer 150 relative to thesidewall spacer 140 and thereplacement metal gate 160 will vary depending upon the materials used for these different features. As mentioned above, if theILD layer 150 is a silicon dioxide ILD layer, a COR process could be used. Alternatively, any other suitable process could be used. For example, an etch process that is selective for the silicon dioxide material of theILD layer 150 over the various materials of thesidewall spacer 140 andreplacement metal gate 160 could be used. Similarly, if theILD layer 150 is made of some other dielectric material (e.g., BPSG, TEOS, or FTEOS, as discussed above), an etch process that is selective for the dielectric material of theILD layer 150 over the various materials of thesidewall spacer 140 andreplacement metal gate 160 could be used. - Once the
ILD layer 150 is recessed, adielectric cap layer 170 can be deposited so as to cover exposed surfaces of theILD layer 150, thesidewall spacer 140 and the replacement metal gate 160 (220, seeFIGS. 10A-10B ). Thedielectric cap layer 170 can, for example, be conformally deposited so as to have an essentially uniform thickness, as illustrated. Alternatively, thedielectric cap layer 170 can be deposited as a blanket layer and then subsequently polished (e.g., using a chemical mechanical polishing (CMP) process) so as to have a predetermined thickness above thetop surface 165 of the replacement metal gate 160 (not shown). In any case, thedielectric cap layer 170 can be a different dielectric material than theILD layer 150. For example, thedielectric cap layer 170 can be made of silicon nitride. Alternatively, thedielectric cap layer 170 can be made of silicon carbon nitride, silicon boron carbon nitride or other suitable dielectric material. Since thetop surface 155 of theILD layer 150 was previously recessed so as to be at a lower level than thetop surfaces sidewall spacer 140 andreplacement metal gate 160, respectively, thedielectric cap layer 170 will have aportion 171 that is above theILD layer 150 and also positioned laterally immediately adjacent to (i.e., to the side of and in contact with) an outervertical surface 142 of an upper corner of thesidewall spacer 140. - Next, an additional interlayer dielectric (ILD)
layer 180 can be deposited over the dielectric cap layer 170 (222, seeFIGS. 11A-11B ). Theadditional ILD layer 180 can be a silicon dioxide ILD layer. Alternatively, theadditional ILD layer 180 can be made of any other suitable ILD material (e.g., borophosphosilicate glass (BPSG), tetraethyl orthosilicate (TEOS), fluorinated tetraethyl orthosilicate (FTEOS), etc.). Yet another polishing process and, particularly, a chemical mechanical polishing (CMP) process can be performed following deposition of theadditional ILD layer 180. - Then,
contacts 190 to the source/drain regions 112 (or, if applicable, the raised epitaxial source/drain regions 113) can be formed (224, seeFIGS. 1A-1B ). Specifically, contact opening, which extend vertically through theadditional ILD layer 180, thedielectric cap layer 170 and theILD layer 150 to source/drain regions 112 (or, if applicable, the raised epitaxial source/drain regions 113) can be lithographically patterned and etched. The contact openings can, optionally, be lined with acontact liner 191 and filled with afill metal 192, thereby forming thecontacts 190. Theoptional contact liner 191 can be a single conformal layer (e.g., an adhesive layer or a barrier layer) that lines the contact openings or multiple conformal layers (e.g., an adhesive layer and a barrier layer on the adhesive layer) that line the contact openings. For example, theoptional contact liner 191 can include a conformal titanium adhesive layer and/or a conformal titanium nitride barrier layer. Alternatively, theoptional contact liner 191 can include any other suitable conformal adhesive and/or barrier layers. Thefill metal 192 can be, for example, tungsten, aluminum, copper, or cobalt, or alloys thereof. - In the above-described method embodiments, since micro-scratches are removed from the
top surface 155 of theILD layer 150, electromigration of metal along the interface between theILD layer 150 and thedielectric cap layer 170 is inhibited. Furthermore, since thetop surface 155 of theILD layer 150 is recessed so as to be at a lower level than thetop surfaces sidewall spacer 140 andreplacement metal gate 160, respectively, such that the interface between theILD layer 150 and thedielectric cap layer 170 is below the level of thetop surface 165 of the replacement metal gate, movement of metal (e.g., due to electromigration or other causes) from thereplacement metal gate 160 to thecontacts 190 or vice versa along this interface is blocked. For example, fillmetal 192 from thecontacts 190 may protrude into the interface between theILD layer 150 and thedielectric cap layer 170 through pin-hole defects in thecontact liner 191; however, thisfill metal 192 is blocked from contacting thereplacement metal gate 160 by the outervertical surface 142 of thesidewall spacer 140. Similarly,metal 162 from thereplacement metal gate 160 may electromigrate over thesidewall spacer 140 toward thecontacts 190; however, thevertical portion 172 of thedielectric cap layer 170 will block further electromigration of thismetal 162. - The method as described above is used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- It should be understood that the terminology used herein is for the purpose of describing the disclosed structures and methods and is not intended to be limiting. For example, as used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. Additionally, as used herein, the terms “comprises” “comprising”, “includes” and/or “including” specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. Furthermore, as used herein, terms such as “right”, “left”, “vertical”, “horizontal”, “top”, “bottom”, “upper”, “lower”, “under”, “below”, “underlying”, “over”, “overlying”, “parallel”, “perpendicular”, etc., are intended to describe relative locations as they are oriented and illustrated in the drawings (unless otherwise indicated) and terms such as “touching”, “in direct contact”, “abutting”, “directly adjacent to”, “immediately adjacent to”, etc., are intended to indicate that at least one element physically contacts another element (without other elements separating the described elements). As used herein, the phrase “positioned laterally” refers to an element be positioned to one side of another element as opposed to above or below the other element as they are oriented in the drawings. The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed.
- The descriptions of the various embodiments of the present invention have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the described embodiments. The terminology used herein was chosen to best explain the principles of the embodiments, the practical application or technical improvement over technologies found in the marketplace, or to enable others of ordinary skill in the art to understand the embodiments disclosed herein.
Claims (17)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/410,159 US10026818B1 (en) | 2017-01-19 | 2017-01-19 | Field effect transistor structure with recessed interlayer dielectric and method |
US15/956,090 US20180233566A1 (en) | 2017-01-19 | 2018-04-18 | Field effect transistor structure with recessed interlayer dielectric and method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/410,159 US10026818B1 (en) | 2017-01-19 | 2017-01-19 | Field effect transistor structure with recessed interlayer dielectric and method |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/956,090 Division US20180233566A1 (en) | 2017-01-19 | 2018-04-18 | Field effect transistor structure with recessed interlayer dielectric and method |
Publications (2)
Publication Number | Publication Date |
---|---|
US10026818B1 US10026818B1 (en) | 2018-07-17 |
US20180204920A1 true US20180204920A1 (en) | 2018-07-19 |
Family
ID=62837453
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/410,159 Active US10026818B1 (en) | 2017-01-19 | 2017-01-19 | Field effect transistor structure with recessed interlayer dielectric and method |
US15/956,090 Abandoned US20180233566A1 (en) | 2017-01-19 | 2018-04-18 | Field effect transistor structure with recessed interlayer dielectric and method |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/956,090 Abandoned US20180233566A1 (en) | 2017-01-19 | 2018-04-18 | Field effect transistor structure with recessed interlayer dielectric and method |
Country Status (1)
Country | Link |
---|---|
US (2) | US10026818B1 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11538924B2 (en) | 2020-02-05 | 2022-12-27 | Samsung Electronics Co., Ltd. | Vertical field effect transistor (VFET) structure with dielectric protection layer and method of manufacturing the same |
US11282752B2 (en) | 2020-02-05 | 2022-03-22 | Samsung Electronics Co., Ltd. | Method of forming vertical field-effect transistor devices having gate liner |
KR20230078804A (en) * | 2020-10-02 | 2023-06-02 | 어플라이드 머티어리얼스, 인코포레이티드 | Methods and devices for reducing or eliminating seam |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090014812A1 (en) * | 2007-07-09 | 2009-01-15 | Sony Corporation | Semiconductor device and a method of manufacturing the same |
US8048752B2 (en) * | 2008-07-24 | 2011-11-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Spacer shape engineering for void-free gap-filling process |
US20150194350A1 (en) * | 2014-01-03 | 2015-07-09 | Global Foundries Inc. | Threshold voltage tuning using self-aligned contact cap |
US20160027689A1 (en) * | 2014-07-24 | 2016-01-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-Aligned Contact and Method |
US20160148999A1 (en) * | 2014-11-24 | 2016-05-26 | International Business Machines Corporation | Capacitance reduction for advanced technology nodes |
US20160163815A1 (en) * | 2014-12-09 | 2016-06-09 | Globalfoundries Inc. | Method of forming a semiconductor device structure and such a semiconductor device structure |
US20170263604A1 (en) * | 2016-03-08 | 2017-09-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | Enlarging spacer thickness by forming a dielectric layer over a recessed interlayer dielectric |
US20170278942A1 (en) * | 2014-08-01 | 2017-09-28 | International Business Machines Corporation | Extended contact area using undercut silicide extensions |
US20170317212A1 (en) * | 2016-04-29 | 2017-11-02 | Samsung Electronics Co., Ltd. | FIN FIELD EFFECT TRANSISTOR (FinFET) HAVING AIR GAP AND METHOD OF FABRICATING THE SAME |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6887769B2 (en) | 2002-02-06 | 2005-05-03 | Intel Corporation | Dielectric recess for wafer-to-wafer and die-to-die metal bonding and method of fabricating the same |
US7781781B2 (en) | 2006-11-17 | 2010-08-24 | International Business Machines Corporation | CMOS imager array with recessed dielectric |
JP5003515B2 (en) * | 2007-03-20 | 2012-08-15 | ソニー株式会社 | Semiconductor device |
US8030197B2 (en) | 2009-05-04 | 2011-10-04 | Intel Corporation | Recessed channel array transistor (RCAT) in replacement metal gate (RMG) logic flow |
US8536040B1 (en) * | 2012-04-03 | 2013-09-17 | Globalfoundries Inc. | Techniques for using material substitution processes to form replacement metal gate electrodes of semiconductor devices with self-aligned contacts |
CN103383962B (en) * | 2012-05-03 | 2016-06-29 | 中国科学院微电子研究所 | Semiconductor structure and manufacture method thereof |
US9105570B2 (en) * | 2012-07-13 | 2015-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods for introducing carbon to a semiconductor structure |
US8883623B2 (en) | 2012-10-18 | 2014-11-11 | Globalfoundries Inc. | Facilitating gate height uniformity and inter-layer dielectric protection |
US9059164B2 (en) * | 2013-10-22 | 2015-06-16 | International Business Machines Corporation | Embedded interlevel dielectric barrier layers for replacement metal gate field effect transistors |
US9368592B2 (en) * | 2014-01-28 | 2016-06-14 | Taiwan Semiconductor Manufacturing Company Ltd. | Metal gate structure |
US9231080B2 (en) | 2014-03-24 | 2016-01-05 | International Business Machines Corporation | Replacement metal gate |
US9577096B2 (en) * | 2015-05-19 | 2017-02-21 | International Business Machines Corporation | Salicide formation on replacement metal gate finFet devices |
US10163797B2 (en) * | 2015-10-09 | 2018-12-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Forming interlayer dielectric material by spin-on metal oxide deposition |
US9972498B2 (en) * | 2015-12-07 | 2018-05-15 | United Microelectronics Corp. | Method of fabricating a gate cap layer |
KR102474431B1 (en) * | 2015-12-08 | 2022-12-06 | 삼성전자주식회사 | Method of manufacturing semiconductor devices |
-
2017
- 2017-01-19 US US15/410,159 patent/US10026818B1/en active Active
-
2018
- 2018-04-18 US US15/956,090 patent/US20180233566A1/en not_active Abandoned
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090014812A1 (en) * | 2007-07-09 | 2009-01-15 | Sony Corporation | Semiconductor device and a method of manufacturing the same |
US8048752B2 (en) * | 2008-07-24 | 2011-11-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Spacer shape engineering for void-free gap-filling process |
US20150194350A1 (en) * | 2014-01-03 | 2015-07-09 | Global Foundries Inc. | Threshold voltage tuning using self-aligned contact cap |
US20160027689A1 (en) * | 2014-07-24 | 2016-01-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-Aligned Contact and Method |
US20170278942A1 (en) * | 2014-08-01 | 2017-09-28 | International Business Machines Corporation | Extended contact area using undercut silicide extensions |
US20160148999A1 (en) * | 2014-11-24 | 2016-05-26 | International Business Machines Corporation | Capacitance reduction for advanced technology nodes |
US20160163815A1 (en) * | 2014-12-09 | 2016-06-09 | Globalfoundries Inc. | Method of forming a semiconductor device structure and such a semiconductor device structure |
US20170263604A1 (en) * | 2016-03-08 | 2017-09-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | Enlarging spacer thickness by forming a dielectric layer over a recessed interlayer dielectric |
US20170317212A1 (en) * | 2016-04-29 | 2017-11-02 | Samsung Electronics Co., Ltd. | FIN FIELD EFFECT TRANSISTOR (FinFET) HAVING AIR GAP AND METHOD OF FABRICATING THE SAME |
Also Published As
Publication number | Publication date |
---|---|
US20180233566A1 (en) | 2018-08-16 |
US10026818B1 (en) | 2018-07-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10249728B2 (en) | Air-gap gate sidewall spacer and method | |
US10014298B1 (en) | Method of forming field effect transistors with replacement metal gates and contacts and resulting structure | |
US9786507B2 (en) | Methods of forming field effect transistors using a gate cut process following final gate formation | |
US10411010B2 (en) | Tall single-fin FIN-type field effect transistor structures and methods | |
US10128334B1 (en) | Field effect transistor having an air-gap gate sidewall spacer and method | |
US10074564B2 (en) | Self-aligned middle of the line (MOL) contacts | |
US10068987B1 (en) | Vertical field effect transistor (VFET) having a self-aligned gate/gate extension structure and method | |
US10121788B1 (en) | Fin-type field effect transistors with single-diffusion breaks and method | |
US10217839B2 (en) | Field effect transistor (FET) with a gate having a recessed work function metal layer and method of forming the FET | |
US10062764B1 (en) | Semiconductor device having void between gate electrode and sidewall spacer and manufacturing method thereof | |
US9685434B2 (en) | Inter-level dielectric layer in replacement metal gates and resistor fabrication | |
US10014296B1 (en) | Fin-type field effect transistors with single-diffusion breaks and method | |
US10833169B1 (en) | Metal gate for a field effect transistor and method | |
US11791335B2 (en) | Method for forming semiconductor device | |
US9887192B2 (en) | Interconnects for vertical-transport field-effect transistors | |
US20180233566A1 (en) | Field effect transistor structure with recessed interlayer dielectric and method | |
US10084053B1 (en) | Gate cuts after metal gate formation | |
US10553486B1 (en) | Field effect transistors with self-aligned metal plugs and methods | |
US11817497B2 (en) | Vertical field effect transistor inverter with single fin device | |
US20240047555A1 (en) | Semiconductor structure including field effect transistor with scaled gate length and method | |
US10347531B2 (en) | Middle of the line (MOL) contact formation method and structure | |
US20120261772A1 (en) | Semiconductor Device and Method for Manufacturing the Same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GU, SIPENG;WU, XUSHENG;LIN, WENHE;AND OTHERS;REEL/FRAME:041018/0583 Effective date: 20170113 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |